-
公开(公告)号:US09141121B2
公开(公告)日:2015-09-22
申请号:US14015112
申请日:2013-08-30
Applicant: Seiko Instruments Inc.
Inventor: Yotaro Nihei , Manabu Fujimura
Abstract: Provided is a voltage regulator capable of suppressing excessive overshoot at the output terminal when the power supply fluctuates in a non-regulate state. The voltage regulator includes: an error amplification circuit that amplifies a difference between reference voltage and divided voltage, thus controlling a gate of an output transistor; an amplifier that compares the reference voltage and the divided voltage to detect overshoot at the output voltage; a first transistor that lets current that is proportional to current flowing through the output transistor pass therethrough; a current mirror circuit that mirrors current that is proportional to the current flowing through the output transistor; and a first bias circuit connected to the amplifier via the current mirror circuit, the first bias circuit increasing bias current of the amplifier to increase a response speed.
Abstract translation: 提供一种电压调节器,当电源在非调节状态波动时,能够抑制输出端子处的过度过冲。 电压调节器包括:误差放大电路,其放大参考电压和分压之间的差,从而控制输出晶体管的栅极; 放大器,用于比较参考电压和分压,以检测输出电压的过冲; 使流过输出晶体管的电流成比例的电流的第一晶体管通过其中; 电流镜电路,其反映与流过输出晶体管的电流成比例的电流; 以及通过电流镜电路连接到放大器的第一偏置电路,第一偏置电路增加放大器的偏置电流以增加响应速度。
-
2.
公开(公告)号:US09369117B2
公开(公告)日:2016-06-14
申请号:US14976626
申请日:2015-12-21
Applicant: Seiko Instruments Inc.
Inventor: Yotaro Nihei , Tomoyuki Yokoyama
Abstract: Provided is a voltage regulator which consumes low power and uses an NMOS transistor as an output transistor. A delay circuit includes, between a constant current circuit and a capacitor, a depletion type NMOS transistor having a gate and a back gate each connected to a ground terminal, the constant current circuit including a depletion type NMOS transistor and a resistor connected between each of a gate and a back gate of the depletion type NMOS transistor and a source thereof.
Abstract translation: 提供了消耗低功率并使用NMOS晶体管作为输出晶体管的电压调节器。 延迟电路在恒流电路和电容器之间包括具有各自连接到接地端子的栅极和背栅的耗尽型NMOS晶体管,恒流电路包括耗尽型NMOS晶体管和连接在每个的电阻之间的电阻器 耗尽型NMOS晶体管的栅极和背栅极及其源极。
-
3.
公开(公告)号:US09098100B2
公开(公告)日:2015-08-04
申请号:US13772095
申请日:2013-02-20
Applicant: Seiko Instruments Inc.
Inventor: Daiki Endo , Yotaro Nihei
Abstract: There is provided a voltage regulator equipped with a reverse-current prevention function capable of ensuring safe performance without causing a large overshoot at an output terminal against a sharp fluctuation in source voltage. The voltage regulator provides a source voltage fluctuation detecting circuit for detecting a fluctuation in source voltage in a comparison circuit for comparing the source voltage with output voltage so that when the source voltage rises sharply, the current through constant current circuits for limiting the consumption current of the comparison circuit will be increased to improve the response characteristics.
Abstract translation: 提供一种具有防逆转功能的电压调节器,能够确保安全性能,而不会在输出端子上产生大的过冲,从而防止电源电压的急剧波动。 电压调节器提供源电压波动检测电路,用于检测比较电路中的源极电压的波动,用于将源极电压与输出电压进行比较,使得当源极电压急剧上升时,通过恒定电流电路的电流限制消耗电流 将增加比较电路以提高响应特性。
-
公开(公告)号:US09071047B2
公开(公告)日:2015-06-30
申请号:US13951006
申请日:2013-07-25
Applicant: Seiko Instruments Inc.
Inventor: Akihito Yahagi , Yotaro Nihei
Abstract: Provided is a voltage regulator including an overcurrent protection circuit using a simple circuit. The voltage regulator includes the overcurrent protection circuit including: a first sense transistor having a gate connected to an output terminal of an error amplifier circuit and a drain connected to a sense resistor; a second sense transistor having a gate connected to the output terminal of the error amplifier circuit; and a control transistor having a gate connected to an output terminal of a control circuit, a source connected to a drain of the second sense transistor, and a drain connected to the sense resistor, in which the control transistor is turned on in response to a detection signal output by the control circuit until a reference voltage exceeds a predetermined voltage.
Abstract translation: 提供一种电压调节器,其包括使用简单电路的过电流保护电路。 电压调节器包括过电流保护电路,包括:第一感测晶体管,具有连接到误差放大器电路的输出端的栅极和连接到检测电阻器的漏极; 第二感测晶体管,其栅极连接到误差放大器电路的输出端; 以及控制晶体管,其具有连接到控制电路的输出端的栅极,连接到第二检测晶体管的漏极的源极和连接到检测电阻器的漏极,其中控制晶体管响应于控制晶体管导通 由控制电路输出的检测信号直到参考电压超过预定电压。
-
-
-