-
公开(公告)号：US08904084B2
公开(公告)日：2014-12-02
申请号：US12662992
申请日：2010-05-14
申请人： Seungho Lim , Sil Wan Chang , Woonhyug Jee
发明人： Seungho Lim , Sil Wan Chang , Woonhyug Jee
CPC分类号： G06F3/0608 , G06F3/0611 , G06F3/0613 , G06F3/0629 , G06F3/0653 , G06F3/0658 , G06F3/0659 , G06F3/0661 , G06F3/0679 , G06F3/0688 , G06F12/0246 , G06F2212/7208
摘要： The solid state drive device includes a memory device including a plurality of flash memories and a memory controller connected with a host and configured to control the memory device. The memory controller includes first and second cores, a host interface configured to interface with the host, and a flash memory controller configured to control the plurality of flash memories. The first core is configured to control transmission and reception of data to and from the host. The second core is configured to control transmission and reception of data to and from the memory device.
摘要翻译： 固态驱动装置包括包括多个闪速存储器的存储器件和与主机连接并被配置为控制存储器件的存储器控制器。 存储器控制器包括第一和第二核心，被配置为与主机接口的主机接口以及被配置为控制多个闪速存储器的闪存控制器。 第一个核心被配置为控制向主机发送和接收数据。 第二核心被配置为控制向存储设备传送数据和从存储器设备接收数据的传输。
-
公开(公告)号：US20100293319A1
公开(公告)日：2010-11-18
申请号：US12662992
申请日：2010-05-14
申请人： Seungho Lim , Sil Wan Chang , Woonhyug Lee
发明人： Seungho Lim , Sil Wan Chang , Woonhyug Lee
CPC分类号： G06F3/0608 , G06F3/0611 , G06F3/0613 , G06F3/0629 , G06F3/0653 , G06F3/0658 , G06F3/0659 , G06F3/0661 , G06F3/0679 , G06F3/0688 , G06F12/0246 , G06F2212/7208
摘要： The solid state drive device includes a memory device including a plurality of flash memories and a memory controller connected with a host and configured to control the memory device. The memory controller includes first and second cores, a host interface configured to interface with the host, and a flash memory controller configured to control the plurality of flash memories. The first core is configured to control transmission and reception of data to and from the host. The second core is configured to control transmission and reception of data to and from the memory device.
摘要翻译： 固态驱动装置包括包括多个闪速存储器的存储器件和与主机连接并被配置为控制存储器件的存储器控制器。 存储器控制器包括第一和第二核心，被配置为与主机接口的主机接口以及被配置为控制多个闪速存储器的闪存控制器。 第一个核心被配置为控制向主机发送和接收数据。 第二核心被配置为控制向存储设备传送数据和从存储器设备接收数据的传输。
-
3.发明授权Error correcting device, method of error correction thereof, and memory device and data processing system including of the same 有权误差校正装置及其纠错方法以及包括其的存储装置和数据处理系统公开(公告)号：US08316280B2
公开(公告)日：2012-11-20
申请号：US12720903
申请日：2010-03-10
申请人： Sil Wan Chang , Bum Seok Yu , Sang Kyoo Jeong , Dong Gi Lee
发明人： Sil Wan Chang , Bum Seok Yu , Sang Kyoo Jeong , Dong Gi Lee
IPC分类号： G11C29/00
CPC分类号： H03M13/2927 , G06F11/1012 , H03M13/09 , H03M13/13 , H03M13/2906 , H03M13/37 , H03M13/3776
摘要： An error correction device is provided. The error correction device includes a code storage unit where a plurality of error correction codes are stored, a first error correction unit to correct a data error detected from input data by using one of a plurality of error correction codes and to output correction data, a buffer to store the correction data, and a second error correction unit to generate a new correction code from the correction data, to compare another of a plurality of error correction codes with the new correction code and to output a comparison result.
摘要翻译： 提供纠错装置。 误差校正装置包括存储多个纠错码的码存储单元，第一纠错单元，用于通过使用多个纠错码中的一个校正从输入数据检测到的数据错误并输出校正数据;第一纠错单元， 缓冲器以存储校正数据;以及第二纠错单元，用于从校正数据生成新的校正码，将多个纠错码中的另一个与新的校正码进行比较，并输出比较结果。
-
4.发明授权公开(公告)号：US08694984B2
公开(公告)日：2014-04-08
申请号：US12753222
申请日：2010-04-02
申请人： Sil Wan Chang
发明人： Sil Wan Chang
IPC分类号： G06F9/445
CPC分类号： G06F8/65
摘要： A method of updating firmware that is included in a memory apparatus that includes first and second volatile memories and a non-volatile memory, can be provided by storing new firmware in the second volatile memory when old firmware is loaded into the first volatile memory and determining on a component basis which of a plurality of components of the old firmware is an updated component in the new firmware.
摘要翻译： 可以通过在将旧固件加载到第一易失性存储器中时将新固件存储在第二易失性存储器中来确定包括第一和第二易失性存储器和非易失性存储器的存储器装置中的固件的更新方法，并且确定 在旧固件的多个组件中的哪个组件是新固件中的更新组件的组件上。
-
5.发明申请公开(公告)号：US20100257519A1
公开(公告)日：2010-10-07
申请号：US12753222
申请日：2010-04-02
申请人： Sil Wan Chang
发明人： Sil Wan Chang
CPC分类号： G06F8/65
摘要： A method of updating firmware that is included in a memory apparatus that includes first and second volatile memories and a non-volatile memory, can be provided by storing new firmware in the second volatile memory when old firmware is loaded into the first volatile memory and determining on a component basis which of a plurality of components of the old firmware is an updated component in the new firmware.
摘要翻译： 可以通过在将旧固件加载到第一易失性存储器中时将新固件存储在第二易失性存储器中来确定包括第一和第二易失性存储器和非易失性存储器的存储器装置中的固件的更新方法，并且确定 在旧固件的多个组件中的哪个组件是新固件中的更新组件的组件上。
-
-
-
-
搜索结果
5 条记录 (耗时 0.07 秒)
