公开(公告)号：US10511312B1

公开(公告)日：2019-12-17

申请号：US16456195

申请日：2019-06-28

Applicant: Silicon Laboratories Inc.

Inventor： Douglas F. Pastorello ,  Timothy Monk ,  Ping Lu ,  Michael Lu

IPC: H03L7/10 ,  H03L7/081 ,  H03K3/037 ,  H03K5/00 ,  G06F1/12 ,  G06F1/10 ,  H03L7/093

Abstract: A chip having output synchronization includes a phase detector for receiving an external reference clock signal, an input delay path coupled to an output of the phase detector and having an output for providing an internal reference clock signal, an output delay path coupled to the output of the input delay path and having an output coupled to a feedback input of the phase detector, a phase adjustment circuit having a first input coupled to the output of the input delay path, a second input for receiving a local clock signal, and an output coupled to the control input of the input delay path, and a synchronization capture circuit having a first input coupled to the output of said input delay path, a second input for receiving the local clock signal, a third input for receiving a synchronization signal, and an output for providing a synchronization trigger signal.