-
公开(公告)号:US12154523B2
公开(公告)日:2024-11-26
申请号:US17613118
申请日:2021-10-22
Inventor: Yichen Bai , Yoonsung Um
IPC: G09G3/36 , G02F1/1362 , H01L27/12
Abstract: A display panel is provided. The display panel includes a plurality of pixels, a first main data line, a first sub data line, and a first connecting line. The first main data line is electrically connected to pixels arranged in at least two columns. The first sub data line and the first main data line are separated by M columns of pixels, and the first sub data line is electrically connected to pixels arranged in at least two other columns. The first connecting line connects the first main data line and the first sub data line.
-
公开(公告)号:US12111529B2
公开(公告)日:2024-10-08
申请号:US17779607
申请日:2022-05-18
Inventor: Lin Li , Bo Sun , Feng Zheng , Yichen Bai , Meng Chen
IPC: G02F1/1335 , G02F1/1333 , G02F1/13357 , G09G3/3208 , G09G3/34 , H01L25/16 , H10K59/95 , H01L25/075
CPC classification number: G02F1/13336 , G02F1/1336 , G09G3/3208 , G09G3/3406 , H01L25/167 , H10K59/95 , H01L25/0753
Abstract: A splicing display panel and a splicing display device are provided. The splicing display panel includes at least two spliced first display modules and at least one second display module. There is a seam between two adjacent first display modules. A portion of the first display module corresponding to a bezel area is provided with an accommodating slot. The accommodating slot of one of the first display modules is spliced with the accommodating slot of another one of the first display modules to form an accommodating cavity. The at least one second display module is arranged in the accommodating cavity, and the second display module covers the seam.
-
公开(公告)号:US12198651B2
公开(公告)日:2025-01-14
申请号:US17621829
申请日:2021-11-15
Inventor: Hongquan Wei , Yichen Bai , Yanxi Ye
IPC: G09G3/36
Abstract: A pixel circuit of the present invention includes a thin-film transistor, a first scan line, a second scan line, and a data line. The first scan line is arranged along a first direction. The first scan line is electrically connected to the thin-film transistor. The second scan line is arranged along a second direction. The second scan line is electrically connected to the first scan line. The second direction is perpendicular to the first direction. The data line is arranged along the second direction. The data line is electrically connected to the thin-film transistor. The pixel circuit also includes an auxiliary scan line. The auxiliary scan line is arranged along the second direction. Two ends of the auxiliary scan line are electrically connected to the second scan line.
-
-