-
公开(公告)号:US09496024B1
公开(公告)日:2016-11-15
申请号:US14974945
申请日:2015-12-18
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Srinivasa Raghavan Sridhara , Sanjeev Kumar Suman , Premkumar Seetharaman , Keshav Bhaktavatson Chintamani , Atul Ramakant Lele , Raviprakash S. Rao , Parvinder Kumar Rana , Ajith Subramonia , Vipul K. Singhal , Malav Shrikant Shah , Bharath Kumar Poluri
IPC: G11C5/14 , G11C11/417
CPC classification number: G11C11/417 , G11C11/413
Abstract: A system on a chip (SOC) includes a processor and a memory system coupled to the processor. The memory system includes a static random access memory (SRAM) bank and a memory controller. The SRAM bank includes a first switch coupled to a SRAM array power supply and a source of a transistor of an SRAM storage cell in an SRAM array. The SRAM bank also includes a second switch coupled to a NWELL power supply and a bulk of the transistor of the SRAM storage cell. The second switch is configured to close prior to the first switch closing during power up of the SRAM array.
Abstract translation: 芯片上的系统(SOC)包括处理器和耦合到处理器的存储器系统。 存储器系统包括静态随机存取存储器(SRAM)存储体和存储器控制器。 SRAM库包括耦合到SRAM阵列电源的第一开关和SRAM阵列中的SRAM存储单元的晶体管的源极。 SRAM库还包括耦合到NWELL电源和SRAM存储单元的大部分晶体管的第二开关。 第二开关被配置为在SRAM阵列上电期间在第一开关闭合之前关闭。