INITIALIZATION SEQUENCE FOR BI-DIRECTIONAL COMMUNICATIONS IN A CARRIER-BASED SYSTEM
    1.
    发明申请
    INITIALIZATION SEQUENCE FOR BI-DIRECTIONAL COMMUNICATIONS IN A CARRIER-BASED SYSTEM 有权
    基于载体系统的双向通信的初始化序列

    公开(公告)号:US20140140380A1

    公开(公告)日:2014-05-22

    申请号:US13683826

    申请日:2012-11-21

    CPC classification number: H04L7/10 H04L27/34

    Abstract: A method is provided. An initial bit sequence is received by a receiver. A local oscillator is locked initially to a local reference and subsequently to the received signal using the initial bit sequence, and automatic gain control (AGC) is performed once the local oscillator is locked to the local reference. A Costas loop is then activated so as to achieve carrier frequency offset (CFO) lock, and sign inversion is detected. The receiver then synchronized with an end-of-training pattern.

    Abstract translation: 提供了一种方法。 初始位序列由接收器接收。 本地振荡器最初被锁定到本地参考,然后使用初始位序列被锁定到接收到的信号,并且一旦本地振荡器被锁定到本地参考,就执行自动增益控制(AGC)。 然后激活科斯塔斯循环,以实现载波频率偏移(CFO)锁定,并且检测到符号反转。 接收器然后与训练结束模式同步。

    Multiphase oscillator circuit
    2.
    发明授权

    公开(公告)号:US10763833B2

    公开(公告)日:2020-09-01

    申请号:US16235291

    申请日:2018-12-28

    Abstract: In described examples, a ring oscillator includes a series of N stages in a first ring. Each stage includes a respective output terminal coupled to a respective input terminal of a next one of the stages in the first ring. N is a positive odd-numbered integer of at least three. A series of N level shifters in a second ring are respectively connected to the N stages. Each level shifter receives a respective clock output from a respective output terminal of a stage to which it is connected and generates a respective boosted clock output in response thereto. The boosted clock output is coupled to control an impedance state of a next one of the level shifters in the second ring.

Patent Agency Ranking