-
公开(公告)号:US11545824B2
公开(公告)日:2023-01-03
申请号:US16157293
申请日:2018-10-11
Applicant: Texas Instruments Incorporated
Inventor: Riazdeen Buhari
Abstract: A power circuit with a first transistor, including a first terminal connected to a first node, a second terminal connected to an input node, and a control terminal connected to a first control node, and a second transistor, including a first terminal connected to the first node, a second terminal connected to an output node, and a control terminal connected to a second control node. A third transistor includes a first terminal connected to the first control node, a second terminal connected to a second node, and a control terminal, and a fourth transistor includes a first terminal connected to the output node, a second terminal connected to the second control node, and a control terminal connected to a third node. The power circuit also includes a current limiting circuit coupled between the second node and the third node.
-
公开(公告)号:US11114941B2
公开(公告)日:2021-09-07
申请号:US16732201
申请日:2019-12-31
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Riazdeen Buhari
IPC: H02M3/158 , B60R16/033 , H02M1/08 , H02M1/00
Abstract: A device includes a buck converter coupled to an input node and an output node, and a linear voltage regulator coupled to the input node and to the output node.
-
公开(公告)号:US11387734B2
公开(公告)日:2022-07-12
申请号:US17024188
申请日:2020-09-17
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Riazdeen Buhari , Roy Alan Hastings , Nghia Trong Tang
Abstract: Aspects of the disclosure provide for a circuit. In at least some examples, the circuit includes a high-side power transistor, a low-side power transistor, a first transistor, a second transistor, and a third transistor. The high-side transistor is adapted to couple between an input node and a switch node. The low-side transistor is coupled between the switch node and ground. The first transistor is adapted to couple between a first node and the switch node. The second transistor is coupled between the first node and an output node. The third transistor is coupled between the first node and ground.
-
-