中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.016 seconds)

    METHODS AND APPARATUS FOR ISOLATED TRANSMITTERS
    2.
    发明申请
    METHODS AND APPARATUS FOR ISOLATED TRANSMITTERS 有权

    公开(公告)号：US20250112481A1

    公开(公告)日：2025-04-03

    申请号：US18620785

    申请日：2024-03-28

    Applicant: Texas Instruments Incorporated

    Inventor： Lei Chen ,  Vishnu Ravinuthula ,  Siang Tong Tan ,  Chienyu Huang ,  Richard Sterling Broughton

    IPC: H02J7/00 ,  B60L50/60

    Abstract: An example system includes: a first device having a ground plane at a first voltage, a first transmission terminal, and a second transmission terminal; a second device having a ground plane at a second voltage, a first receiver terminal, and a second receiver terminal; wherein the first device is configured to: operate in either a linear mode or a saturation mode based on a magnitude of electromagnetic interference; and during the linear mode or the saturation mode, use the first transmission terminal and second transmission terminal to transmit a differential signal to the second device.

    METHOD AND SYSTEM FOR CONVERTING A DC VOLTAGE
    3.
    发明申请
    METHOD AND SYSTEM FOR CONVERTING A DC VOLTAGE 有权
    用于转换直流电压的方法和系统

    公开(公告)号：US20150091538A1

    公开(公告)日：2015-04-02

    申请号：US14039661

    申请日：2013-09-27

    Applicant: Texas Instruments Incorporated

    Inventor： Wei Fu ,  Karan Singh Bhatia ,  Siang Tong Tan

    IPC: H02M3/158

    CPC classification number: H02M3/1563 ,  G05F1/575 ,  H02M3/158 ,  H02M2001/0032 ,  Y02B70/16

    Abstract: An output voltage is compared to a reference voltage, comparison signals are generated, and control signals and mode signals are generated in response thereto. The output voltage is generated in response to the control signals. A speed of the comparing is increased in response to the mode signals indicating that the output voltage is being increased. The speed is reduced in response to the mode signals indicating that the output voltage is being reduced. For increasing the speed, a path is enabled to conduct current. While the path is enabled, at least one switched voltage is connected to vary an amount of the current conducted through the path. The switched voltage is at least one of the reference voltage and the output voltage. For reducing the speed, the path is disabled against conducting current. While the path is disabled, the switched voltage is disconnected from varying the amount.

    Abstract translation: 将输出电压与参考电压进行比较，生成比较信号，响应于此产生控制信号和模式信号。 响应于控制信号产生输出电压。 响应于表示输出电压增加的模式信号，比较速度增加。 响应于表示输出电压正在减小的模式信号，速度降低。 为了提高速度，可以通过一个路径来传导电流。 当路径被使能时，连接至少一个开关电压以改变通过路径传导的电流量。 开关电压是参考电压和输出电压中的至少一个。 为了降低速度，路径禁止传导电流。 当路径被禁用时，切换的电压被断开以改变量。

    High-speed short-to-ground protection circuit for pass field-effect transistor (FET)
    5.
    发明授权
    High-speed short-to-ground protection circuit for pass field-effect transistor (FET) 有权

    公开(公告)号：US11217992B2

    公开(公告)日：2022-01-04

    申请号：US16843324

    申请日：2020-04-08

    Applicant: TEXAS INSTRUMENTS INCORPORATED

    Inventor： Kae Ann Wong ,  Siang Tong Tan ,  Luis Ariel Malave-Perez ,  Mikko Topi Loikkanen ,  Mitsuyori Saito ,  Angelo William Pereira

    IPC: H02H9/04 ,  H02H1/00

    Abstract: A system includes a power supply source and a power control circuit coupled to the power supply source, in which the power control circuit includes a pass field-effect transistor (FET). The system also includes a short-to-ground protection circuit coupled to an output of the pass FET. The short-to-ground protection circuit includes a sense circuit configured to detect when a magnitude and a change rate of a voltage drop at the output of the pass FET is greater than respective thresholds. The short-to-ground protection circuit also includes a control node at the output of the sense circuit. The sense circuit is configured to induce a control current at the control node in response to the magnitude and the change rate of a voltage drop at the output of the pass FET being greater than respective thresholds. The control current is used to turn off the pass FET.

    Method and system for converting a DC voltage
    6.
    发明授权
    Method and system for converting a DC voltage 有权
    用于转换直流电压的方法和系统

    公开(公告)号：US09252663B2

    公开(公告)日：2016-02-02

    申请号：US14039661

    申请日：2013-09-27

    Applicant: Texas Instruments Incorporated

    Inventor： Wei Fu ,  Karan Singh Bhatia ,  Siang Tong Tan

    IPC: H02M3/158 ,  H02M3/156 ,  G05F1/575 ,  H02M1/00

    CPC classification number: H02M3/1563 ,  G05F1/575 ,  H02M3/158 ,  H02M2001/0032 ,  Y02B70/16

    Abstract: An output voltage is compared to a reference voltage, comparison signals are generated, and control signals and mode signals are generated in response thereto. The output voltage is generated in response to the control signals. A speed of the comparing is increased in response to the mode signals indicating that the output voltage is being increased. The speed is reduced in response to the mode signals indicating that the output voltage is being reduced. For increasing the speed, a path is enabled to conduct current. While the path is enabled, at least one switched voltage is connected to vary an amount of the current conducted through the path. The switched voltage is at least one of the reference voltage and the output voltage. For reducing the speed, the path is disabled against conducting current. While the path is disabled, the switched voltage is disconnected from varying the amount.

    Abstract translation: 将输出电压与参考电压进行比较，生成比较信号，响应于此产生控制信号和模式信号。 响应于控制信号产生输出电压。 响应于表示输出电压增加的模式信号，比较速度增加。 响应于表示输出电压正在减小的模式信号，速度降低。 为了提高速度，可以通过一个路径来传导电流。 当路径被使能时，连接至少一个开关电压以改变通过路径传导的电流量。 开关电压是参考电压和输出电压中的至少一个。 为了降低速度，路径禁止传导电流。 当路径被禁用时，切换的电压被断开以改变量。

Patent Agency Ranking