-
公开(公告)号:US11132245B2
公开(公告)日:2021-09-28
申请号:US16834104
申请日:2020-03-30
Applicant: Tesla, Inc.
Inventor: Christopher Hsiong , Emil Talpes , Debjit Das Sarma , Peter Bannon , Kevin Hurd , Benjamin Floering
Abstract: A system for handling errors in a neural network includes a neural network processor for executing a neural network associated with use of a vehicle. The neural network processor includes an error detector configured to detect a data error associated with execution of the neural network and a neural network controller configured to receive a report of the data error from the error detector. In response to receiving the report, the neural network controller is further configured to signal that a pending result of the neural network is tainted without terminating execution of the neural network.
-
公开(公告)号:US10606678B2
公开(公告)日:2020-03-31
申请号:US15817005
申请日:2017-11-17
Applicant: Tesla, Inc.
Inventor: Christopher Hsiong , Emil Talpes , Debjit Das Sarma , Peter Bannon , Kevin Hurd , Benjamin Floering
Abstract: A system for handling errors in a neural network includes a neural network processor for executing a neural network associated with use of a vehicle. The neural network processor includes an error detector configured to detect a data error associated with execution of the neural network and a neural network controller configured to receive a report of the data error from the error detector. In response to receiving the report, the neural network controller is further configured to signal that a pending result of the neural network is tainted without terminating execution of the neural network.
-
公开(公告)号:US20240086270A1
公开(公告)日:2024-03-14
申请号:US18452419
申请日:2023-08-18
Applicant: Tesla, Inc.
Inventor: Christopher Hsiong , Emil Talpes , Debjit Das Sarma , Peter Bannon , Kevin Hurd , Benjamin Floering
CPC classification number: G06F11/0772 , G06F11/0721 , G06F11/0751 , G06F11/3006 , G06F11/3055 , G06F11/327 , G06N3/02
Abstract: A system for handling errors in a neural network includes a neural network processor for executing a neural network associated with use of a vehicle. The neural network processor includes an error detector configured to detect a data error associated with execution of the neural network and a neural network controller configured to receive a report of the data error from the error detector. In response to receiving the report, the neural network controller is further configured to signal that a pending result of the neural network is tainted, without terminating execution of the neural network.
-
公开(公告)号:US11734095B2
公开(公告)日:2023-08-22
申请号:US17448598
申请日:2021-09-23
Applicant: Tesla, Inc.
Inventor: Christopher Hsiong , Emil Talpes , Debjit Das Sarma , Peter Bannon , Kevin Hurd , Benjamin Floering
CPC classification number: G06F11/0772 , G06F11/0721 , G06F11/0751 , G06F11/3006 , G06F11/3055 , G06F11/327 , G06N3/02
Abstract: A system for handling errors in a neural network includes a neural network processor for executing a neural network associated with use of a vehicle. The neural network processor includes an error detector configured to detect a data error associated with execution of the neural network and a neural network controller configured to receive a report of the data error from the error detector. In response to receiving the report, the neural network controller is further configured to signal that a pending result of the neural network is tainted without terminating execution of the neural network.
-
公开(公告)号:US20220083412A1
公开(公告)日:2022-03-17
申请号:US17448598
申请日:2021-09-23
Applicant: Tesla, Inc.
Inventor: Christopher Hsiong , Emil Talpes , Debjit Das Sarma , Peter Bannon , Kevin Hurd , Benjamin Floering
Abstract: A system for handling errors in a neural network includes a neural network processor for executing a neural network associated with use of a vehicle. The neural network processor includes an error detector configured to detect a data error associated with execution of the neural network and a neural network controller configured to receive a report of the data error from the error detector. In response to receiving the report, the neural network controller is further configured to signal that a pending result of the neural network is tainted without terminating execution of the neural network.
-
公开(公告)号:US20200266705A1
公开(公告)日:2020-08-20
申请号:US16762481
申请日:2018-11-07
Applicant: Tesla, Inc.
Inventor: Shishuang Sun , Kevin Hurd , Satyan Chandra
Abstract: A Voltage Regulator Module (VRM) includes a first voltage rail circuit board oriented in a first plane having formed therein a first plurality of conductors and configured to produce a first rail voltage, a second voltage rail circuit board oriented in a second plane that is substantially parallel to the first plane having formed therein a second plurality of conductors and configured to produce a second rail voltage. The VRM also includes a first capacitor circuit board oriented in a third plane that is (substantially perpendicular to the first plane and a second capacitor circuit board oriented in a fourth plane that is substantially parallel to the third plane. The VRM includes a plurality of conductors intercoupling the first voltage rail circuit board, the first capacitor circuit board, the second voltage rail circuit board, and the second capacitor circuit board.
-
公开(公告)号:US11894770B2
公开(公告)日:2024-02-06
申请号:US16762481
申请日:2018-11-07
Applicant: Tesla, Inc.
Inventor: Shishuang Sun , Kevin Hurd , Satyan Chandra
Abstract: A Voltage Regulator Module (VRM) includes a first voltage rail circuit board oriented in a first plane having formed therein a first plurality of conductors and configured to produce a first rail voltage, a second voltage rail circuit board oriented in a second plane that is substantially parallel to the first plane having formed therein a second plurality of conductors and configured to produce a second rail voltage. The VRM also includes a first capacitor circuit board oriented in a third plane that is substantially perpendicular to the first plane and a second capacitor circuit board oriented in a fourth plane that is substantially parallel to the third plane. The VRM includes a plurality of conductors intercoupling the first voltage rail circuit board, the first capacitor circuit board, the second voltage rail circuit board, and the second capacitor circuit board.
-
公开(公告)号:US20190155678A1
公开(公告)日:2019-05-23
申请号:US15817005
申请日:2017-11-17
Applicant: Tesla, Inc.
Inventor: Christopher Hsiong , Emil Talpes , Debjit Das Sarma , Peter Bannon , Kevin Hurd , Benjamin Floering
Abstract: A system for handling errors in a neural network includes a neural network processor for executing a neural network associated with use of a vehicle. The neural network processor includes an error detector configured to detect a data error associated with execution of the neural network and a neural network controller configured to receive a report of the data error from the error detector. In response to receiving the report, the neural network controller is further configured to signal that a pending result of the neural network is tainted without terminating execution of the neural network.
-
-
-
-
-
-
-