-
公开(公告)号：US11356066B1
公开(公告)日：2022-06-07
申请号：US16903378
申请日：2020-06-17
Applicant: XILINX, INC.
Inventor： Hongzhi Zhao , Xiaohan Chen , Hemang Parekh
Abstract: Described examples provide for digital communication circuits and systems that implement digital pre-distortion (DPD). In an example, a system includes a DPD circuit configured to compensate an input signal for distortions resulting from an amplifier. The DPD circuit includes an infinite impulse response (IIR) filter configured to implement a transfer function. The IIR filter includes a selection circuit configured to selectively output a selected parameter. The transfer function is based on the selected parameter.
-
公开(公告)号：US11251819B1
公开(公告)日：2022-02-15
申请号：US17133505
申请日：2020-12-23
Applicant: XILINX, INC.
Inventor： Hongzhi Zhao , Xiaohan Chen , Hemang Parekh , Vincent C. Barnes
IPC: H04B1/04
Abstract: A transmitter for a communication system comprises a digital pre-distortion (DPD) circuit configured to generate a digital intermediate signal by compensating an input signal for distortions resulting from an amplifier, and an adaptation circuitry configured to update the first parameter based on the adjustment signal, the input signal, and an output signal output by the amplifier and based on the digital intermediate signal. The DPD circuit includes an infinite impulse response filter configured to implement a transfer function based on a first parameter, and thermal tracking circuitry configured to generate an adjustment signal corresponding to a thermal change of the amplifier.
-
公开(公告)号：US10944444B2
公开(公告)日：2021-03-09
申请号：US16142295
申请日：2018-09-26
Applicant: Xilinx, Inc.
Inventor： Christopher H. Dick , Hongzhi Zhao , Hemang M. Parekh , Xiaohan Chen
Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. In some embodiments, a non-linear datapath is coupled to the input, where the non-linear datapath includes a plurality of parallel datapath elements each coupled to the input. By way of example, each of the plurality of parallel datapath elements is configured to add a different inverse non-linear component to the DPD input signal corresponding to a non-linear component of an amplifier. In various examples, a first combiner combines an output of each of the plurality of datapath elements to generate a first predistortion signal. In some embodiments, the DPD system further includes a linear datapath coupled to the input in parallel with the non-linear datapath to generate a second predistortion signal. In addition, a second combiner combines the first predistortion signal and the second predistortion signal to generate a DPD output signal.
-
公开(公告)号：US10715702B1
公开(公告)日：2020-07-14
申请号：US16351158
申请日：2019-03-12
Applicant: Xilinx, Inc.
Inventor： Hongzhi Zhao , Christopher H. Dick , Xiaohan Chen , Hemang M. Parekh
Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. In some examples, a non-linear datapath is coupled to the input, where the non-linear datapath is configured to add a non-linear mirror image component to the DPD input signal to provide a non-linear signal that is used to generate a first predistortion signal. In some embodiments, a linear datapath is coupled to the input in parallel with the non-linear datapath to generate a second predistortion signal. A first combiner is configured to combine the first predistortion signal and the second predistortion signal to generate a DPD output signal.
-
公开(公告)号：US10411656B1
公开(公告)日：2019-09-10
申请号：US16142893
申请日：2018-09-26
Applicant: Xilinx, Inc.
Inventor： Christopher H. Dick , Hongzhi Zhao , Hemang M. Parekh , Xiaohan Chen
Abstract: A crest factor reduction (CFR) system includes a digital tilt filter coupled to an input of the CFR system. In some embodiments, the digital tilt filter is configured to receive a system input signal and generate a digital tilt filter output signal at a digital tilt filter output. In some examples, the CFR system further includes a CFR module coupled to the digital tilt filter output, where the CFR module is configured receive the digital tilt filter output signal and perform a CFR process to the digital tilt filter output signal to generate a CFR module output signal at a CFR module output. In addition, the CFR system may include a digital tilt equalizer coupled to the CFR module output, where the digital tilt equalizer is configured to receive the CFR module output signal and generate a system output signal.
-
Patent Agency Ranking
6.发明授权公开(公告)号：US11942904B2
公开(公告)日：2024-03-26
申请号：US17402892
申请日：2021-08-16
Applicant: Xilinx, Inc.
Inventor： Hongzhi Zhao , Xing Zhao , Vincent C. Barnes , Xiaohan Chen , Hemang M. Parekh
CPC classification number: H03F1/3247 , H03F3/21 , H03G1/0005 , H03F2201/3227
Abstract: A digital predistortion (DPD) system includes an input configured to receive an input signal. In some examples, a first signal path configured to generate a first signal based on the input signal. In some examples, an error model provider configured to generate an error model signal modeled after a gate bias error voltage associated with the DPD system. In some examples, a first combiner configured to combine the first signal and the error model signal to generate a first intermediate signal, and the DPD system generates an output signal based at least on the first intermediate signal.
-
公开(公告)号：US10951249B1
公开(公告)日：2021-03-16
申请号：US16830481
申请日：2020-03-26
Applicant: Xilinx, Inc.
Inventor： Hongzhi Zhao , Vince C Barnes , Xiaohan Chen , Hemang Parekh
Abstract: A transmit circuit operated with time-interpolated digital pre-distortion (DPD) coefficients to improve adjacent channel power ratio (ACPR) performance during a power mode change is provided. The transmit circuit includes a DPD circuit configured to operate with a first DPD coefficient according to a first transmit power level of a transmit power amplifier of the transmit circuit. The transmit circuit further includes a DPD coefficient management engine configured to retrieve a second DPD coefficient corresponding to the second transmit power level. The transmit circuit further includes a DPD coefficient time-interpolation engine configured to compute a set of time-interpolated DPD coefficients corresponding to a set of time instants for a transient period when the transmit power amplifier is adapted to the second DPD coefficient.
-
公开(公告)号：US20200099416A1
公开(公告)日：2020-03-26
申请号：US16142295
申请日：2018-09-26
Applicant: Xilinx, Inc.
Inventor： Christopher H. Dick , Hongzhi Zhao , Hemang M. Parekh , Xiaohan Chen
Abstract: A digital predistortion (DPD) system includes an input configured to receive a DPD input signal. In some embodiments, a non-linear datapath is coupled to the input, where the non-linear datapath includes a plurality of parallel datapath elements each coupled to the input. By way of example, each of the plurality of parallel datapath elements is configured to add a different inverse non-linear component to the DPD input signal corresponding to a non-linear component of an amplifier. In various examples, a first combiner combines an output of each of the plurality of datapath elements to generate a first predistortion signal. In some embodiments, the DPD system further includes a linear datapath coupled to the input in parallel with the non-linear datapath to generate a second predistortion signal. In addition, a second combiner combines the first predistortion signal and the second predistortion signal to generate a DPD output signal.
-
公开(公告)号：US11984919B2
公开(公告)日：2024-05-14
申请号：US17959079
申请日：2022-10-03
Applicant: XILINX, INC.
Inventor： Hongzhi Zhao , Christophe Erdmann , Hemang M. Parekh , Xing Zhao , Xiaohan Chen
Abstract: Embodiments herein describe a PIM correction circuit. In a base station, TX and RX RF changes, band pass filters, duplexers, and diplexers can have severe memory effects due to their sharp transition bandwidth from pass band to stop band. PIM interference, generated by the TX signals and reflected onto the RX RF chain will include these memory effects. These memory effects make PIM cancellation complex, requiring complicated computations and circuits. However, the embodiments herein use a PIM correction circuit that separates the memory effects of the TX and RX paths from the memory effects of PIM, thereby reducing PIM cancellation complexity and hardware implementation cost.
-
10.发明申请公开(公告)号：US20230046588A1
公开(公告)日：2023-02-16
申请号：US17402892
申请日：2021-08-16
Applicant: Xilinx, Inc.
Inventor： Hongzhi Zhao , Xing Zhao , Vincent C. Barnes , Xiaohan Chen , Hemang M. Parekh
Abstract: A digital predistortion (DPD) system includes an input configured to receive an input signal. In some examples, a first signal path configured to generate a first signal based on the input signal. In some examples, an error model provider configured to generate an error model signal modeled after a gate bias error voltage associated with the DPD system. In some examples, a first combiner configured to combine the first signal and the error model signal to generate a first intermediate signal, and the DPD system generates an output signal based at least on the first intermediate signal.
-
-
-
-
-
-
-
-
-
Search Results
12
records
(took 0.017 seconds)
