-
公开(公告)号:US20200279524A1
公开(公告)日:2020-09-03
申请号:US16718834
申请日:2019-12-18
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG , Yong YUAN , Jieliang LI , Wanming HUANG , Yingteng ZHAI
IPC: G09G3/32
Abstract: Driving method for driving circuit, display panel, and display device are provided. The method includes: in a data writing stage, transmitting data signal voltage to a gate electrode of the driving transistor in response to a scan signal in a first scan signal line; in a light-emitting stage, turning on a driving path connecting the driving transistor to the light-emitting device, and making the driving transistor generate a driving current based on the voltage of the gate electrode in the driving transistor to drive the light-emitting device to emit light, in response to a light-emitting signal in a light-emitting signal line; and in a compensation stage, compensating the voltage of the gate electrode in the driving transistor by using a first power signal voltage. The light-emitting stage and the compensation stage overlap with each other, and a starting time of the compensation stage is after a starting time of the light-emitting stage.
-
公开(公告)号:US20230038629A1
公开(公告)日:2023-02-09
申请号:US17903833
申请日:2022-09-06
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module. The driving module includes a driving transistor. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage. The non-light-emitting stage includes a bias adjustment stage. A source or a drain of the driving transistor is configured to receive a bias adjustment signal in the bias adjustment stage. In response to a frame refresh rate of the display panel being F1, a time length of the non-light-emitting stage is A1, and a time length of the bias adjustment stage is B1. In response to the frame refresh rate of the display panel being F2, the time length of the non-light-emitting stage is A2, and the time length of the bias adjustment stage is B2. F1 B2/A2 or B1>B2.
-
公开(公告)号:US20220013507A1
公开(公告)日:2022-01-13
申请号:US17487176
申请日:2021-09-28
Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.
Inventor: Yuheng ZHANG
IPC: H01L25/075 , H01L33/62 , H01L33/64 , H01L33/44
Abstract: Provided are a display panel and a display device. The display panel includes a substrate, a driving circuit layer disposed on the substrate and including driving circuits, LED chips located on side of the drive circuit layer facing away from the substrate and each electrically connected to a corresponding drive circuit, the drive circuit includes at least one first thin film transistor with a source and a drain located at first metal layer of the drive circuit layer and electrically connected to first electrode of corresponding LED chip, and at least part of edges of the display panel is provided with thermally conductive adhesive. The substrate is also provided with one or more layers of thermally conductive metal, at least one layer of thermally conductive metal extends to the edges of the display panel and is in contact with the thermally conductive adhesive.
-
公开(公告)号:US20230360576A1
公开(公告)日:2023-11-09
申请号:US18225000
申请日:2023-07-21
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
CPC classification number: G09G3/20 , G09G2310/0272 , G09G2310/061 , G09G2310/08 , G09G2320/0247
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module, a data writing module, and a bias adjustment module. The driving module includes a driving transistor. The data writing module is configured to provide a data signal for the driving transistor. The bias adjustment module is configured to provide a bias adjustment signal for the driving transistor. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage. The non-light-emitting stage includes a bias adjustment stage. At least one of a source or a drain of the driving transistor is configured to receive the bias adjustment signal in the bias adjustment stage. An operating state of the pixel circuit includes a first mode and a second mode.
-
公开(公告)号:US20230045192A1
公开(公告)日:2023-02-09
申请号:US17903723
申请日:2022-09-06
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module, and the driving module includes a driving transistor. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage, and the non-light-emitting stage includes a bias adjustment stage, in which one of a source and a drain of the driving transistor receives a bias adjustment signal. An operating state of the pixel circuit includes a first mode and a second mode, a time length of the non-light-emitting stage in the first mode is L1, and a time length of the non-light-emitting stage in the second mode is L2, where L1>L2. A working process of the display panel in the first mode includes a first frame, and a working process of the display panel in the second mode includes a second frame.
-
公开(公告)号:US20230042293A1
公开(公告)日:2023-02-09
申请号:US17903630
申请日:2022-09-06
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module, and the driving module includes a driving transistor. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage, and the non-light-emitting stage includes a bias adjustment stage, in which one of a source and a drain of the driving transistor receives a bias adjustment signal. An operating state of the pixel circuit includes a first mode and a second mode, a time length of the non-light-emitting stage in the first mode is L1, and a time length of the non-light-emitting stage in the second mode is L2, where L1>L2. A working process of the display panel in the first mode includes a first frame, and a working process of the display panel in the second mode includes a second frame.
-
公开(公告)号:US20200312223A1
公开(公告)日:2020-10-01
申请号:US16442812
申请日:2019-06-17
Applicant: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.
Inventor: Yong YUAN , Yuheng ZHANG , Wanming HUANG , Jieliang LI
IPC: G09G3/32
Abstract: A pixel circuit, a method for driving a pixel circuit and a display panel are provided. An exemplary pixel circuit includes a data writing module and a driving transistor, a voltage of a first terminal of the driving transistor being greater than a voltage of a second terminal; a light-emitting control module and a light-emitting device, the light-emitting device being configured to emit light in response to the driving current generated by the driving transistor; a first initialization module and a second initialization module; and a reset module configured to cause the voltage of the second terminal of the driving transistor to be greater than or equal to the voltage of the first terminal of the driving transistor in response to a current-stage reset signal, an enable signal of the current-stage reset signal appearing after an enable signal of the current-stage light-emitting signal.
-
公开(公告)号:US20230044565A1
公开(公告)日:2023-02-09
申请号:US17903809
申请日:2022-09-06
Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module. The driving module includes a driving transistor. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage. The non-light-emitting stage includes a bias adjustment stage. A source or a drain of the driving transistor is configured to receive a bias adjustment signal in the bias adjustment stage. An operation state of the pixel circuit includes a first mode and a second mode. A time length of the non-light-emitting stage in the first mode is L1. A time length of the non-light-emitting stage in the second mode is L2. L1>L2. A time length of at least one sub-bias adjustment stage in a first frame is equal to a time length of at least one sub-bias adjustment stage in a second frame.
-
公开(公告)号:US20230042030A1
公开(公告)日:2023-02-09
申请号:US17903876
申请日:2022-09-06
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module. The driving module includes a driving transistor, and is configured to provide a driving current for the light-emitting element. The pixel circuit includes a control terminal configured to receive a first light-emitting control signal, the first light-emitting control signal is an effective pulse, and the driving module corresponding to the control terminal is turned on during the effective pulse. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage, an operating state of the pixel circuit includes a first mode and a second mode, a time length of the non-light-emitting stage in the first mode is L1, and a time length of the non-light-emitting stage in the second mode is L2, where L1>L2.
-
公开(公告)号:US20230039393A1
公开(公告)日:2023-02-09
申请号:US17903791
申请日:2022-09-06
Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.
Inventor: Yuheng ZHANG
IPC: G09G3/20
Abstract: A display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving module and a compensation module. The driving module includes a driving transistor, and the compensation module is connected between a gate and a drain of the driving transistor. A time period of one frame of the display panel includes a non-light-emitting stage and a light-emitting stage, and the non-light-emitting stage includes a bias adjustment stage, in which one of a source and the drain of the driving transistor receives a bias adjustment signal. An operating state of the pixel circuit includes a first mode and a second mode, a time length of the non-light-emitting stage in the first mode is L1, and a time length of the non-light-emitting stage in the second mode is L2, where L1>L2.
-
-
-
-
-
-
-
-
-