公开(公告)号：US10789153B2

公开(公告)日：2020-09-29

申请号：US15944137

申请日：2018-04-03

Applicant: Xilinx, Inc.

Inventor： Ahmad R. Ansari ,  Felix Burton ,  Ming-dong Chen

IPC: G06F11/00 ,  G06F11/36 ,  G01R31/317 ,  G01R31/3185 ,  G06F11/22 ,  G06F11/267 ,  G06F11/273 ,  G06F30/34

Abstract: A circuit arrangement includes one or more input buffers disposed on a system-on-chip (SoC) and configured to receive and store streaming debug packets. One or more response buffers are also disposed on the SoC. A transaction control circuit is disposed on the SoC and is configured to process each debug packet in the one or more input buffers. The processing includes decoding an operation code in the debug packet, and determining from an address in the debug packet, an interface circuit of multiple interface circuits to access a storage circuit in a subsystem of multiple sub-systems on the SoC. The processing further includes issuing a request via the interface circuit to access the storage circuit according to the operation code, and storing responses and data received from the interface circuits in the one or more response buffers.

公开(公告)号：US20190303268A1

公开(公告)日：2019-10-03

申请号：US15944137

申请日：2018-04-03

Applicant: Xilinx,Inc.

Inventor： Ahmad R. Ansari ,  Felix Burton ,  Ming-dong Chen

IPC: G06F11/36 ,  G01R31/317 ,  G06F17/50

Abstract: A circuit arrangement includes one or more input buffers disposed on a system-on-chip (SoC) and configured to receive and store streaming debug packets. One or more response buffers are also disposed on the SoC. A transaction control circuit is disposed on the SoC and is configured to process each debug packet in the one or more input buffers. The processing includes decoding an operation code in the debug packet, and determining from an address in the debug packet, an interface circuit of multiple interface circuits to access a storage circuit in a subsystem of multiple sub-systems on the SoC. The processing further includes issuing a request via the interface circuit to access the storage circuit according to the operation code, and storing responses and data received from the interface circuits in the one or more response buffers.