利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

8 条记录 (耗时 0.025 秒)

    Coloring agent for dope-dyeing viscose rayon
    2.
    发明授权
    Coloring agent for dope-dyeing viscose rayon 失效
    染色粘胶人造丝着色剂

    公开(公告)号：US4767807A

    公开(公告)日：1988-08-30

    申请号：US897347

    申请日：1986-08-18

    申请人： Iwao Fujikawa ,  Mitsuo Kushino ,  Yasuhiro Yamamoto

    发明人： Iwao Fujikawa ,  Mitsuo Kushino ,  Yasuhiro Yamamoto

    IPC分类号： C09B67/20 ,  D01F1/06 ,  D01F2/16 ,  C08K7/00 ,  C08L1/24

    CPC分类号： D01F2/14 ,  C09B67/0061 ,  D01F1/06

    摘要： A coloring agent for the dope-dyeing viscose rayon, comprising minute spherical cured particles of an amino resin produced from formaldehyde and at least one amino compound selected from the group consisting of benzoguanamine, melamine, and urea and colored with a dye, a viscose composition containing the coloring agent, a viscose rayon obtained by spinning the composition, and a method for manufacture thereof.

    摘要翻译： 一种用于纺丝染色粘胶人造丝的着色剂，其包含由甲醛产生的氨基树脂的微小球形固化颗粒和至少一种选自苯并胍胺，三聚氰胺和尿素并用染料着色的氨基化合物，粘胶组合物 含有着色剂，通过纺丝组合物得到的粘胶人造丝及其制造方法。

    Laminated capacitor having laminated internal conductor layers with lead out portions on side areas thereof
    6.
    发明授权
    Laminated capacitor having laminated internal conductor layers with lead out portions on side areas thereof 有权
    层叠电容器，其层叠内部导体层，其侧面区域具有引出部分

    公开(公告)号：US07460354B2

    公开(公告)日：2008-12-02

    申请号：US11733685

    申请日：2007-04-10

    申请人： Masayuki Shimizu ,  Iwao Fujikawa ,  Kazuyuki Shibuya

    发明人： Masayuki Shimizu ,  Iwao Fujikawa ,  Kazuyuki Shibuya

    IPC分类号： H01G4/005 ,  H01G4/228

    CPC分类号： H01G4/012 ,  H01G4/232 ,  H01G4/30

    摘要： One inventive aspect relates to a laminated capacitor capable of satisfying higher electrostatic capacitance and lower ESL at the same time. A dielectric chip constituting the laminated capacitor has an integral structure formed by alternately laminating a pair of first inner conductor layer and second inner conductor layer which are positioned on the same plane and are held in a non-contact relation, and a pair of third inner conductor layer and fourth inner conductor layer which are positioned on the same plane and are held in a non-contact relation, while a dielectric layer is interposed between the pair of first and second inner conductor layers and the pair of third and fourth inner conductor layers. Voltage of one polarity is applied to the first and fourth inner conductor layers from a first outer electrode through lead-out portions, and voltage of the other polarity is applied to the second and third inner conductor layers from a second outer electrode through lead-out portions.

    摘要翻译： 一个发明方面涉及能够同时满足更高静电电容和降低ESL的层叠电容器。 构成层叠电容器的电介质芯片具有通过交替层叠位于同一平面上并保持非接触关系的一对第一内导体层和第二内导体层而形成的一体结构，以及一对第三内导体 导体层和第四内导体层，其位于同一平面上并且保持非接触关系，同时电介质层插入在所述一对第一和第二内部导体层之间，并且所述一对第三和第四内部导体层 。 从第一外部电极通过引出部分将一个极性的电压施加到第一和第四内部导体层，另一个极性的电压从第二外部电极通过引出线施加到第二和第三内部导体层 部分。

    LAMINATED CAPACITOR
    7.
    发明申请
    LAMINATED CAPACITOR 有权
    层压电容器

    公开(公告)号：US20070247783A1

    公开(公告)日：2007-10-25

    申请号：US11733685

    申请日：2007-04-10

    申请人： Masayuki Shimizu ,  Iwao Fujikawa ,  Kazuyuki Shibuya

    发明人： Masayuki Shimizu ,  Iwao Fujikawa ,  Kazuyuki Shibuya

    IPC分类号： H01G4/005

    CPC分类号： H01G4/012 ,  H01G4/232 ,  H01G4/30

    摘要： One inventive aspect relates to a laminated capacitor capable of satisfying higher electrostatic capacitance and lower ESL at the same time. A dielectric chip constituting the laminated capacitor has an integral structure formed by alternately laminating a pair of first inner conductor layer and second inner conductor layer which are positioned on the same plane and are held in a non-contact relation, and a pair of third inner conductor layer and fourth inner conductor layer which are positioned on the same plane and are held in a non-contact relation, while a dielectric layer is interposed between the pair of first and second inner conductor layers and the pair of third and fourth inner conductor layers. Voltage of one polarity is applied to the first and fourth inner conductor layers from a first outer electrode through lead-out portions, and voltage of the other polarity is applied to the second and third inner conductor layers from a second outer electrode through lead-out portions.

    摘要翻译： 一个发明方面涉及能够同时满足更高静电电容和降低ESL的层叠电容器。 构成层叠电容器的电介质芯片具有通过交替层叠位于同一平面上并保持非接触关系的一对第一内导体层和第二内导体层而形成的一体结构，以及一对第三内导体 导体层和第四内导体层，其位于同一平面上并且保持非接触关系，同时电介质层插入在所述一对第一和第二内部导体层之间，并且所述一对第三和第四内部导体层 。 从第一外部电极通过引出部分将一个极性的电压施加到第一和第四内部导体层，另一个极性的电压从第二外部电极通过引出线施加到第二和第三内部导体层 部分。