Abstract:
A network device is configured to route an ingress packet based on its L2 header. In some configurations the ingress packet is routed based only on the destination MAC (DMAC) address in the L2 header, which allows the network device to begin routing as soon as the DMAC is received. The DMAC can be used in a table look up operation to identify routing actions for a nexthop. An egress packet is produced from the ingress packet using the routing actions. The egress packet is then sent on an egress port specified in the routing actions.
Abstract:
Embodiments of the present disclosure include techniques for generating accurate time stamps. In one embodiment, a first timing reference signal corresponding to a first clock domain is combined with a first clock signal corresponding to a second clock domain to produce a second timing reference signal that includes quantization noise. The second timing reference signal is filtered to remove the quantization noise and generate a filtered timing reference signal. The filtered timing reference signal may be sampled in the second clock domain to obtain a time stamp. In one embodiment, a phase locked loop (PEL) is used as the filter. The PEL may generate first and second ramps that correspond to time. One of the ramps may be sampled to obtain a time stamp, for example.
Abstract:
Disclosed is circuitry for operating a switch which sees high voltage swings across its source, gate, drain, and bulk terminals. The circuitry generates one or more bias voltages in proportion to an input voltage swing.. The one or more bias voltages may be used to bias the gate and bulk terminals to provide reliable and improved turn OFF performance in the switch.
Abstract:
An apparatus for wireless charging may include a casing for housing an electronic device and a plurality of power receiving elements that can couple to an externally generated magnetic field to wirelessly power or charge a load in the electronic device. At least one of the power receiving elements may comprise an electrically conductive segment of the casing.
Abstract:
Disclosed is an amplifier circuit (100) having an output stage that includes an H-bridge circuit. The H-bridge circuit includes sense resistors (Rsns1, Rsns2) on one side of the circuit. A current detection circuit can produce an output indicative of current flow through a load based on voltages across the sense resistors.
Abstract:
A current sense circuit having a single opamp DC offset auto-zero capability that allows for continuous current sensing operation while at the same time providing for DC offset sensing and compensation. The single opamp design can operate in a first phase to sense and store a DC offset, while providing an output to drive an output stage of the current sense circuit. The single opamp design can operate in a second phase, using the sensed DC offset to generate an accurate output that can drive the output stage and which can be used in the first phase.
Abstract:
A driver circuit includes detectors responsive to the operating region that a driven switch is operating in. The driver circuit is operative to drive the gate of the driven switch at a speed responsive to the output of the detectors.
Abstract:
The present disclosure includes switched capacitor transmitter circuits and methods. In one embodiment, a digital data signal is thermometer encoded and a negative thermo-encoded signal is bit order reversed to control capacitors in a switched capacitor transmitter circuit. In another embodiment, the present disclosure includes a plurality of switched capacitor transmitter circuits coupled to inputs of an inductive network. The inductive network combines voltages from the switched capacitor transmitter circuits to produce a combined voltage on an output.
Abstract:
A circuit for driving a load may include a control loop having a response characteristic. A headroom signal indicative of the headroom voltage of the circuit may set one or more parameters of the response characteristic. A load sign indicative of electrical loading on the circuit may further set the response characteristic.
Abstract:
A switching regulator circuit provides forward mode operation where a voltage provided at an input port can be boosted or bucked to produce a regulated voltage at an output port of the circuit. In accordance with the present disclosure, the switching regulator circuit includes two or more input ports. The switching regulator circuit provides a reverse boost operation in which a voltage provided at the output port of the circuit can be boosted to produce a regulated voltage at both of the input ports of the circuit.