Refresh architecture and algorithm for non-volatile memories
Abstract:
Methods and systems to refresh a nonvolatile memory device, such as a phase change memory. In an embodiment, as a function of system state, a memory device performs either a first refresh of memory cells using a margined read reference level or a second refresh of error-corrected memory cells using a non-margined read reference level.
Public/Granted literature
Information query
Patent Agency Ranking
0/0