Instructions and logic to perform floating-point and integer operations for machine learning
Abstract:
One embodiment provides for a machine-learning hardware accelerator comprising a compute unit having an adder and a multiplier that are shared between integer data path and a floating-point datapath, the upper bits of input operands to the multiplier to be gated during floating-point operation.
Information query
Patent Agency Ranking
0/0