High voltage field effect transistors with self-aligned silicide contacts and methods for making the same
Abstract:
A field effect transistor includes a source region and a drain region formed within and/or above openings in a dielectric capping mask layer overlying a semiconductor substrate and a gate electrode. A source-side silicide portion and a drain-side silicide portion are self-aligned to the source region and to the drain region, respectively.
Information query
Patent Agency Ranking
0/0