Invention Grant
- Patent Title: Package architecture including thermoelectric cooler structures
-
Application No.: US16149909Application Date: 2018-10-02
-
Publication No.: US11756856B2Publication Date: 2023-09-12
- Inventor: Krishna Vasanth Valavala , Ravindranath Mahajan , Chandra Mohan Jha , Kelly Lofgreen , Weihua Tang
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Essential Patents Group, LLP
- Main IPC: H01L23/373
- IPC: H01L23/373 ; H01L23/31 ; H01L23/38 ; H01L29/43 ; H01L25/18 ; H10N10/17

Abstract:
Embodiments include a microelectronic device package structure having a first die on the substrate. One or more additional dice are on the first die, and a thermal electric cooler (TEC) is on the first die adjacent at least one of the one or more additional dice. A dummy die is on the TEC, wherein the dummy die is thermally coupled to the first die.
Information query
IPC分类: