System, apparatus and method for configurable control of asymmetric multi-threading (SMT) on a per core basis
Abstract:
In one embodiment, a processor includes: a plurality of cores each comprising a multi-threaded core to concurrently execute a plurality of threads; and a control circuit to concurrently enable at least one of the plurality of cores to operate in a single-threaded mode and at least one other of the plurality of cores to operate in a multi-threaded mode. Other embodiments are described and claimed.
Information query
Patent Agency Ranking
0/0