发明授权
- 专利标题: Dual loop delay-locked loop
- 专利标题(中): 双回路延迟锁定环路
-
申请号: US7707申请日: 1998-01-15
-
公开(公告)号: US5969552A公开(公告)日: 1999-10-19
- 发明人: Kyeongho Lee , Yongsam Moon , Deog-Kyoon Jeong
- 申请人: Kyeongho Lee , Yongsam Moon , Deog-Kyoon Jeong
- 申请人地址: CA Cupertino
- 专利权人: Silicon Image, Inc.
- 当前专利权人: Silicon Image, Inc.
- 当前专利权人地址: CA Cupertino
- 主分类号: G06F1/10
- IPC分类号: G06F1/10 ; G11C11/407 ; H03L7/00 ; H03L7/07 ; H03L7/081 ; H03L7/087 ; H03L7/10 ; H03L7/113 ; H04L7/033 ; H03K5/13
摘要:
A device and method for synchronizing a local clock to a reference clock. The device uses a frequency acquisition loop and a phase acquisition loop. The frequency acquisition loop delays the reference clock to produce an intermediate clock which falls within the operating range of the phase acquisition loop. The phase acquisition loop then delays the intermediate clock to produce a local clock synchronized to the reference clock.
公开/授权文献
- US4247318A Process for making security paper from film-fibril sheets 公开/授权日:1981-01-27
信息查询