发明授权
US07920410B1 Memory elements with increased write margin and soft error upset immunity 有权
存储器元件具有增加的写入裕度和软错误失真的抗扰度

Memory elements with increased write margin and soft error upset immunity
摘要:
Memory elements are provided that exhibit immunity to soft error upset events when subjected to radiation strikes such as high-energy atomic particle strikes. The memory elements may each have four inverter-like transistor pairs that form a bistable element and a pair of address transistors. There may be four nodes in the transistor each of which is associated with a respective one of the four inverter-like transistor pairs. There may be two control transistors each of which is coupled between the transistors in a respective one of the inverter-like transistor pairs. During data writing operations, the two control transistors may be turned off to temporarily decouple the transistors in two of the four inverter-like transistor pairs.
信息查询
0/0