公开(公告)号：US09687516B2

公开(公告)日：2017-06-27

申请号：US14110611

申请日：2012-03-08

申请人： Yanwen Liu ,  Shuhe Chen ,  Hui Wang ,  Yaping Li ,  Lu Zhou ,  Wenying Zhang ,  Wei Liu

发明人： Yanwen Liu ,  Shuhe Chen ,  Hui Wang ,  Yaping Li ,  Lu Zhou ,  Wenying Zhang ,  Wei Liu

IPC分类号： A61K36/36 ,  A61K36/538 ,  A61K36/355 ,  A61K9/00

CPC分类号： A61K36/538 ,  A61K9/0031 ,  A61K36/355 ,  A61K36/36 ,  A61K2236/00

摘要： A preparation method for extractive botanicals includes: (A) honeysuckle, schizonepeta, and purslane in a powder are mixed, ground, and passed through a mesh; the medicinal powder obtained from supercritical extraction is soaked in alcohol, then undergoes percolation extraction, and the percolate is collected; (B) the alcohol percolate is concentrated, left stand, and suction filtrated to obtain a filtrate; (C) the filtrate macroporously adsorbs to a resin column at a flow velocity, is then removed of impurity by water washing, and undergoes elution with alcohol to obtain an alcohol eluent; (D) alcohol is recovered from the eluent, the remaining liquid is concentrated, and the concentrated liquid is dried to obtain the extractive of botanicals. The total content of flavones, saponins, and organic acids exceeds 70%. The extractive has substantial anti-inflammatory and pain relieving effects.

公开(公告)号：US20130007679A1

公开(公告)日：2013-01-03

申请号：US13369226

申请日：2012-02-08

申请人： David W. Mendel ,  Gary Lai ,  Lu Zhou ,  Bruce B. Pedersen

发明人： David W. Mendel ,  Gary Lai ,  Lu Zhou ,  Bruce B. Pedersen

IPC分类号： G06F17/50

CPC分类号： G06F17/5054 ,  G06F11/1008 ,  H03K19/17756 ,  H03K19/17776

摘要： A programmable logic device includes logic blocks such as a logic array blocks (LAB) that can be configured as a random access memory (RAM) or as a lookup table (LUT). A mode flag is provided to indicate the mode of operation of configuration logic such as a configuration RAM (CRAM) used during partial reconfiguration of a logic block. An enable read flag is provided to indicate if values stored in the configuration logic are to be read out or a known state is to be read out during a data verification process. Thus, exclusion and inclusion of portions of a region of configuration logic from data verification and correction processes allow a region of configuration logic to store both a design state and a user defined state. Moreover, the region of configuration logic may be dynamically reconfigured from one state to another without causing verification errors.

摘要翻译： 可编程逻辑器件包括诸如可被配置为随机存取存储器（RAM）或查找表（LUT）的逻辑阵列块（LAB）的逻辑块。 提供模式标志以指示诸如在逻辑块的部分重新配置期间使用的配置RAM（CRAM）的配置逻辑的操作模式。 提供使能读取标志以指示在数据验证处理期间是否读出存储在配置逻辑中的值或者是否读出已知状态。 因此，排除和包含来自数据验证和校正处理的配置逻辑区域的部分允许配置逻辑的区域存储设计状态和用户定义的状态。 此外，配置逻辑的区域可以从一个状态被动态地重新配置而不引起验证错误。

公开(公告)号：US08081502B1

公开(公告)日：2011-12-20

申请号：US12345560

申请日：2008-12-29

申请人： Irfan Rahim ,  Jun Liu ,  Andy L. Lee ,  William Bradley Vest ,  Lu Zhou ,  Qi Xiang ,  Yanzhong Yu ,  Jeffrey Xiaoqi Tung ,  Albert Ratnakumar

发明人： Irfan Rahim ,  Jun Liu ,  Andy L. Lee ,  William Bradley Vest ,  Lu Zhou ,  Qi Xiang ,  Yanzhong Yu ,  Jeffrey Xiaoqi Tung ,  Albert Ratnakumar

IPC分类号： G11C11/00

CPC分类号： G11C11/412

摘要： An integrated circuit with memory elements is provided. The memory elements may have memory element transistors with body terminals. Body bias control circuitry may supply body bias voltages that strengthen or weaken memory element transistors to improve read and write margins. The body bias control circuitry may dynamically control body bias voltages so that time-varying body bias voltages are supplied to memory element transistors. Address transistors and latch transistors in the memory elements may be selectively strengthened and weakened. Process variations may be compensated by weakening fast transistors and strengthening slow transistors with body bias adjustments.

摘要翻译： 提供了一种具有存储元件的集成电路。 存储器元件可以具有带有主体端子的存储器元件晶体管。 体偏置控制电路可以提供加强或削弱存储元件晶体管的体偏置电压，以改善读和写余量。 体偏置控制电路可以动态地控制体偏置电压，从而将时变体偏置电压提供给存储元件晶体管。 存储元件中的地址晶体管和锁存晶体管可以被选择性地加强和削弱。 过程变化可以通过削弱快速晶体管和加强具有体偏置调整的慢晶体管来补偿。

公开(公告)号：US07948792B1

公开(公告)日：2011-05-24

申请号：US12424362

申请日：2009-04-15

申请人： Andy L. Lee ,  Lu Zhou

发明人： Andy L. Lee ,  Lu Zhou

IPC分类号： G11C11/00 ,  G11C7/10 ,  G06F7/38

CPC分类号： G11C11/413 ,  G11C8/08

摘要： There are provided methods and devices for providing overdrive voltages to address lines to help prevent leakage current in semiconductor memories, such as configuration memories used with programmable logic devices. Specifically, for example, there is provided a memory that includes an array of memory cells. Each memory cell includes a retainer circuit. An access transistor is coupled to the retainer circuit. An overdrive voltage level may be applied to the access transistor.

摘要翻译： 提供了用于向地址线提供过驱动电压以帮助防止半导体存储器（例如与可编程逻辑器件一起使用的配置存储器）中的漏电流的方法和装置。 具体地，例如，提供了包括存储器单元阵列的存储器。 每个存储单元包括保持器电路。 存取晶体管耦合到保持器电路。 可以将过驱动电压电平施加到存取晶体管。

公开(公告)号：US20100079234A1

公开(公告)日：2010-04-01

申请号：US12381582

申请日：2009-03-12

申请人： Lu-Zhou Chen ,  Chang-Hong Liu ,  Shou-Shan Fan

发明人： Lu-Zhou Chen ,  Chang-Hong Liu ,  Shou-Shan Fan

IPC分类号： H01C7/00

CPC分类号： H01C7/027 ,  H01C17/0652 ,  H01C17/06586 ,  Y10T29/49085 ,  Y10T428/25

摘要： An electrical device includes a thermistor and at least two electrodes electrically connected to the thermistor and to which a source of electrical power is applied to cause current to flow through the thermistor. The thermistor may be a composite and includes a polymer material; and a plurality of conductive carbon nanotubes distributed in the polymer material. The electrical device employed with the thermistor performs not only PTC property, but also NTC property. Moreover, the method for fabricating the electrical device is also simple and easy to carry out because of the simple process.

摘要翻译： 电气装置包括热敏电阻和至少两个电连接到热敏电阻的电极，并且施加电源以使电流流过热敏电阻。 热敏电阻可以是复合材料，并且包括聚合物材料; 以及分布在聚合物材料中的多个导电碳纳米管。 与热敏电阻一起使用的电气设备不仅执行PTC性能，还执行NTC性能。 此外，由于简单的过程，电气装置的制造方法也简单易行。

公开(公告)号：US08711614B1

公开(公告)日：2014-04-29

申请号：US13052374

申请日：2011-03-21

申请人： Andy L. Lee ,  Irfan Rahim ,  Lu Zhou ,  Madhuri Mailavaram ,  Srinivas Perisetty

发明人： Andy L. Lee ,  Irfan Rahim ,  Lu Zhou ,  Madhuri Mailavaram ,  Srinivas Perisetty

IPC分类号： G11C11/34

CPC分类号： G11C8/10

摘要： Memory elements are provided that exhibit immunity to soft error upset events when subjected to radiation strikes such as high-energy atomic particle strikes. The memory elements may each have four inverter-like transistor pairs that form a bistable element and a pair of address transistors. There may be four nodes in the transistor each of which is associated with a respective one of the four inverter-like transistor pairs. There may be two control transistors each of which is coupled between the transistors in a respective one of the inverter-like transistor pairs. During data writing operations, the two control transistors may be turned off to temporarily decouple the transistors in two of the four inverter-like transistor pairs.

摘要翻译： 提供了存储器元件，当受到诸如高能量原子粒子撞击的辐射攻击时，其表现出对软错误失调事件的抗扰性。 存储器元件可以各自具有形成双稳态元件和一对地址晶体管的四个反相器状晶体管对。 晶体管中可能存在四个节点，每个节点与四个逆变器状晶体管对中的相应一个相关联。 可以存在两个控制晶体管，每个控制晶体管耦合在逆变器状晶体管对的相应一个中的晶体管之间。 在数据写入操作期间，可以关闭两个控制晶体管，以暂时将四个反相器状晶体管对中的两个中的晶体管去耦。

公开(公告)号：US20140087010A1

公开(公告)日：2014-03-27

申请号：US14110611

申请日：2012-03-08

申请人： Yanwen Liu ,  Shuhe Chen ,  Hui Wang ,  Yaping Li ,  Lu Zhou ,  Wenying Zhang ,  Wei Liu

发明人： Yanwen Liu ,  Shuhe Chen ,  Hui Wang ,  Yaping Li ,  Lu Zhou ,  Wenying Zhang ,  Wei Liu

IPC分类号： A61K36/538 ,  A61K36/355 ,  A61K36/36

CPC分类号： A61K36/538 ,  A61K9/0031 ,  A61K36/355 ,  A61K36/36 ,  A61K2236/00

摘要： The present invention discloses a preparation method for extractive of Jinxuan Hemorrhoid Washing Powder botanicals comprises the steps: A, honeysuckle, schizonepeta, and purslane in the prescription of Jinxuan Hemorrhoid Washing Powder are mixed, ground, and passed through a mesh; the medicinal powder obtained from supercritical extraction is soaked in alcohol, then undergoes percolation extraction, and the percolate is collected; B, the alcohol percolate is concentrated, left stand, and suction filtrated to obtain a filtrate; C, the filtrate macroporously adsorpts to a resin column at a flow velocity, is then removed of to impurity by water washing, and undergoes elution with alcohol to obtain an alcohol eluent; D, alcohol is recovered from the eluent, the remaining liquid is concentrated, and the concentrated liquid is dried to obtain the extractive of Jinxuan Hemorrhoid Washing Powder botanicals. The method is simple and produces high active substance content at a lower production cost and energy consumption. The total content of flavones, saponins, and organic acids exceeds 70%. The extractive has substantial anti-inflammatory and pain relieving effects.

摘要翻译： 本发明公开了一种提取金uan痔清洗粉植物药物的制备方法，其中金uan痔疮洗剂粉末处方中的A，金银花，蛇纹石和马齿苋均匀混合，研磨，通过筛网; 从超临界萃取得到的药粉浸泡在酒精中，然后进行渗滤提取，收集渗滤液; B，酒精浓缩，静置，抽滤，得到滤液; C，以流速大量吸附到树脂柱上的滤液然后通过水洗除去杂质，并用乙醇洗脱得到醇洗脱剂; D，从洗脱液中回收酒精，浓缩剩余液体，干燥浓缩液，得到金uan痔疮清洗剂植物提取物。 该方法简单，生产成本低，能耗高，活性物质含量高。 黄酮，皂苷和有机酸的总含量超过70％。 提取物具有显着的抗炎和止痛作用。

公开(公告)号：US08644100B2

公开(公告)日：2014-02-04

申请号：US13277871

申请日：2011-10-20

申请人： Philip Pan ,  Andy L. Lee ,  Lu Zhou ,  Aniket Kadkol

发明人： Philip Pan ,  Andy L. Lee ,  Lu Zhou ,  Aniket Kadkol

IPC分类号： G11C7/00

CPC分类号： G11C11/418 ,  G11C7/00 ,  G11C7/1045 ,  G11C7/1048 ,  G11C7/12 ,  G11C7/22 ,  G11C8/10 ,  G11C11/4094 ,  G11C11/413 ,  G11C11/419 ,  G11C29/12 ,  G11C2029/0409 ,  G11C2029/1204 ,  G11C2029/2602

摘要： An integrated circuit having a logic element that includes an array of storage elements convertibly functioning as either a configuration random access memory (CRAM) or a static random access memory (SRAM) is provided. The logic element includes first and second pairs of data paths having dedicated multiplexers. In one embodiment, the first and second pairs of data paths are multiplexed into bit lines of a row of the array. The logic element also includes a data path control block generating control signals for each of the dedicated multiplexers. The control signals determine whether the storage elements function as a CRAM or a SRAM. A method for selectively configuring a memory array between a CRAM mode and SRAM mode are provided.

摘要翻译： 提供一种集成电路，其具有包括可转换地用作配置随机存取存储器（CRAM）或静态随机存取存储器（SRAM））的存储元件阵列的逻辑元件。 逻辑元件包括具有专用复用器的第一和第二对数据路径。 在一个实施例中，第一和第二对数据路径被复用到阵列行的位线。 逻辑元件还包括数据路径控制块，其产生用于每个专用多路复用器的控制信号。 控制信号确定存储元件是否用作CRAM或SRAM。 提供了一种用于在CRAM模式和SRAM模式之间选择性地配置存储器阵列的方法。

公开(公告)号：US07920410B1

公开(公告)日：2011-04-05

申请号：US12391230

申请日：2009-02-23

申请人： Andy L. Lee ,  Irfan Rahim ,  Lu Zhou ,  Madhuri Mailavaram ,  Srinivas Perisetty

发明人： Andy L. Lee ,  Irfan Rahim ,  Lu Zhou ,  Madhuri Mailavaram ,  Srinivas Perisetty

IPC分类号： G11C11/00 ,  G11C5/06

CPC分类号： G11C8/10

摘要： Memory elements are provided that exhibit immunity to soft error upset events when subjected to radiation strikes such as high-energy atomic particle strikes. The memory elements may each have four inverter-like transistor pairs that form a bistable element and a pair of address transistors. There may be four nodes in the transistor each of which is associated with a respective one of the four inverter-like transistor pairs. There may be two control transistors each of which is coupled between the transistors in a respective one of the inverter-like transistor pairs. During data writing operations, the two control transistors may be turned off to temporarily decouple the transistors in two of the four inverter-like transistor pairs.

摘要翻译： 提供了存储器元件，当受到诸如高能量原子粒子撞击的辐射攻击时，其表现出对软错误失调事件的抗扰性。 存储器元件可以各自具有形成双稳态元件和一对地址晶体管的四个反相器状晶体管对。 晶体管中可能存在四个节点，每个节点与四个逆变器状晶体管对中的相应一个相关联。 可以存在两个控制晶体管，每个控制晶体管耦合在逆变器状晶体管对的相应一个中的晶体管之间。 在数据写入操作期间，可以关闭两个控制晶体管，以暂时将四个反相器状晶体管对中的两个中的晶体管去耦。

公开(公告)号：US08436646B1

公开(公告)日：2013-05-07

申请号：US13175662

申请日：2011-07-01

申请人： David W. Mendel ,  Triet M. Nguyen ,  Lu Zhou ,  Gary Lai

发明人： David W. Mendel ,  Triet M. Nguyen ,  Lu Zhou ,  Gary Lai

IPC分类号： H03K19/173

CPC分类号： H03K19/17724

摘要： A programmable logic device includes logic blocks such as a logic array blocks (LAB) that can be configured as a random access memory (RAM) or as a lookup table (LUT). A mode flag is provided to indicate the mode of operation of configuration logic such as a configuration RAM (CRAM) used during partial reconfiguration of a logic block. If the mode flag indicates a design state, the configuration logic associated with the logic block is included in data verification and correction processes. If the mode flag indicates a user defined state, the configuration logic associated with the logic block is excluded from data verification and correction processes. Thus, exclusion and inclusion of portions of a region of configuration logic from data verification and correction processes allow a region of configuration logic to store both a design state and a user defined state without causing deleterious effects.

摘要翻译： 可编程逻辑器件包括诸如可被配置为随机存取存储器（RAM）或查找表（LUT）的逻辑阵列块（LAB）的逻辑块。 提供模式标志以指示诸如在逻辑块的部分重新配置期间使用的配置RAM（CRAM）的配置逻辑的操作模式。 如果模式标志指示设计状态，则与逻辑块相关联的配置逻辑被包括在数据验证和校正处理中。 如果模式标志指示用户定义的状态，则与逻辑块相关联的配置逻辑从数据验证和校正处理中排除。 因此，排除和包含来自数据验证和校正处理的配置逻辑区域的部分允许配置逻辑的区域既存储设计状态又限制用户定义的状态，而不会造成有害影响。