Invention Grant
US08952437B2 DRAM cell design with folded digitline sense amplifier 有权
DRAM单元设计与折叠数字线读出放大器

DRAM cell design with folded digitline sense amplifier
Abstract:
The present invention is generally directed to a DRAM cell design with folded digitline sense amplifier. In one illustrative embodiment, a memory array having a plurality of memory cells having an effective size of 6F2 is disclosed which has a plurality of dual bit active areas, each of the active areas having a substantially longitudinal axis, and a plurality of digitlines arranged in a folded digitline architecture, wherein the active areas are positioned such that the longitudinal axis of the active areas is oriented at an angle with respect to a centerline of the digitlines.
Public/Granted literature
Information query
Patent Agency Ranking
0/0