Invention Grant
US08963336B2 Semiconductor packages, methods of manufacturing the same, and semiconductor package structures including the same 有权
半导体封装,其制造方法以及包括该半导体封装的半导体封装结构

Semiconductor packages, methods of manufacturing the same, and semiconductor package structures including the same
Abstract:
A semiconductor device includes a substrate including a first surface and a second surface opposite to each other, a through-via electrode extending through the substrate. The through-via electrode has an interconnection metal layer and a barrier metal layer surrounding a side surface of the interconnection metal layer. One end of the through-via electrode protrudes above the second surface. A spacer insulating layer may be provided on an outer sidewall of the through-via electrode. A through-via electrode pad is connected to the through-via electrode and extends on the spacer insulating layer substantially parallel to the second surface. A first silicon oxide layer and a silicon nitride layer are stacked on the second surface. A thickness of the first silicon oxide layer is greater than a thickness of the silicon nitride layer.
Information query
Patent Agency Ranking
0/0