Invention Grant
US09343527B2 Semiconductor device including an isolation film buried in a groove
有权
半导体器件包括埋在沟槽中的隔离膜
- Patent Title: Semiconductor device including an isolation film buried in a groove
- Patent Title (中): 半导体器件包括埋在沟槽中的隔离膜
-
Application No.: US13691800Application Date: 2012-12-02
-
Publication No.: US09343527B2Publication Date: 2016-05-17
- Inventor: Jiro Yugami , Toshiaki Iwamatsu , Katsuyuki Horita , Hideki Makiyama , Yasuo Inoue , Yoshiki Yamamoto
- Applicant: Renesas Electronics Corporation
- Applicant Address: JP Tokyo
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Tokyo
- Agency: Shapiro, Gabor and Rosenberger, PLLC
- Priority: JP2011-265692 20111205
- Main IPC: H01L29/76
- IPC: H01L29/76 ; H01L21/02 ; H01L21/70 ; H01L29/06 ; H01L21/762 ; H01L21/8238 ; H01L27/12

Abstract:
A first MISFET which is a semiconductor element is formed on an SOI substrate. The SOI substrate includes a supporting substrate which is a base, BOX layer which is an insulating layer formed on a main surface (surface) of the supporting substrate, that is, a buried oxide film; and an SOI layer which is a semiconductor layer formed on the BOX layer. The first MISFET as a semiconductor element is formed to the SOI layer. In an isolation region, an isolation groove is formed penetrating though the SOI layer and the BOX layer so that a bottom surface of the groove is positioned in the middle of a thickness of the supporting substrate. An isolation film is buried in the isolation groove being formed. Then, an oxidation resistant film is interposed between the BOX layer and the isolation film.
Public/Granted literature
- US20130140669A1 SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME Public/Granted day:2013-06-06
Information query
IPC分类: