Invention Grant
US09507410B2 Decoupled selective implementation of entry and exit prediction for power gating processor components
有权
电源门控处理器组件的进入和退出预测的去耦选择性实现
- Patent Title: Decoupled selective implementation of entry and exit prediction for power gating processor components
- Patent Title (中): 电源门控处理器组件的进入和退出预测的去耦选择性实现
-
Application No.: US14310908Application Date: 2014-06-20
-
Publication No.: US09507410B2Publication Date: 2016-11-29
- Inventor: Yasuko Eckert , Manish Arora , Indrani Paul
- Applicant: Advanced Micro Devices, Inc.
- Applicant Address: US CA Sunnyvale
- Assignee: Advanced Micro Devices, Inc.
- Current Assignee: Advanced Micro Devices, Inc.
- Current Assignee Address: US CA Sunnyvale
- Main IPC: G06F1/32
- IPC: G06F1/32
Abstract:
Power gating logic detects a transition of a component of a processing device into an idle state. In response to detecting the transition, the entry/exit power gating logic selectively implements one or more entry prediction techniques for power gating the component based on estimates of reliability of the entry prediction techniques. The entry/exit power gating logic also selectively implements one or more exit prediction techniques for exiting the power gated state based on estimates of reliability of the exit prediction techniques.
Public/Granted literature
- US20150370311A1 DECOUPLED ENTRY AND EXIT PREDICTION FOR POWER GATING Public/Granted day:2015-12-24
Information query
