发明授权
- 专利标题: Recess and epitaxial layer to improve transistor performance
- 专利标题(中): 凹槽和外延层,以提高晶体管的性能
-
申请号: US14208438申请日: 2014-03-13
-
公开(公告)号: US09536746B2公开(公告)日: 2017-01-03
- 发明人: Yeh Hsu , Chia-Wen Liu , Tsung-Hsing Yu , Ken-Ichi Goto , Shih-Syuan Huang
- 申请人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 申请人地址: TW Hsin-Chu
- 专利权人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 当前专利权人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 当前专利权人地址: TW Hsin-Chu
- 代理机构: Eschweiler & Associates, LLC
- 主分类号: H01L29/78
- IPC分类号: H01L29/78 ; H01L21/306 ; H01L21/28 ; H01L29/66 ; H01L29/10 ; H01L21/3065 ; H01L29/165
摘要:
Some embodiments of the present disclosure relate to a semiconductor device configured to mitigate against parasitic coupling while maintaining threshold voltage control for comparatively narrow transistors. In some embodiments, a semiconductor device formed on a semiconductor substrate. The semiconductor device comprises a channel comprising an epitaxial layer that forms an outgrowth above the surface of the semiconductor substrate, and a gate material formed over the epitaxial layer. In some embodiments, a method of forming a semiconductor device is disclosed. The method comprises etching the surface of a semiconductor substrate to form a recess between first and second isolation structures, forming an epitaxial layer within the recess that forms an outgrowth above the surface of the semiconductor substrate, and forming a gate material over the epitaxial layer. Other embodiments are also disclosed.
公开/授权文献
信息查询
IPC分类: