- Patent Title: Stacked grid design for improved optical performance and isolation
-
Application No.: US14713172Application Date: 2015-05-15
-
Publication No.: US09991307B2Publication Date: 2018-06-05
- Inventor: Yun-Wei Cheng , Horng Huei Tseng , Chao-Hsiung Wang , Chun-Hao Chou , Tsung-Han Tsai , Kuo-Cheng Lee , Tzu-Hsuan Hsu , Yung-Lung Hsu
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Eschweiler & Potashnik, LLC
- Main IPC: H01L27/146
- IPC: H01L27/146 ; H01L31/18 ; H01L31/0232 ; H04N9/04 ; H04N5/335

Abstract:
A back side illumination (BSI) image sensor with a dielectric grid opening having a planar lower surface is provided. A pixel sensor is arranged within a semiconductor substrate. A metallic grid is arranged over the pixel sensor and defines a sidewall of a metallic grid opening. A dielectric grid is arranged over the metallic grid and defines a sidewall of the dielectric grid opening. A capping layer is arranged over the metallic grid, and defines the planar lower surface of the dielectric grid opening.
Public/Granted literature
- US20160307943A1 Stacked Grid Design for Improved Optical Performance and Isolation Public/Granted day:2016-10-20
Information query
IPC分类: