利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

43 条记录 (耗时 0.017 秒)

    VECTOR SIGNALING WITH REDUCED RECEIVER COMPLEXITY
    11.
    发明公开
    VECTOR SIGNALING WITH REDUCED RECEIVER COMPLEXITY 审中-公开
    同时降低复杂性接收机矢量信号

    公开(公告)号：EP2997704A1

    公开(公告)日：2016-03-23

    申请号：EP14818292.6

    申请日：2014-06-24

    申请人： Kandou Labs S.A.

    发明人： SHOKROLLAHI, Amin

    IPC分类号： H04L25/03

    CPC分类号： H04L1/0052 ,  H03M5/02 ,  H04L1/0054 ,  H04L17/18

    摘要： Methods and apparatuses are described to determine subsets of vector signaling codes capable of detection by smaller sets of comparators than required to detect the full code. The resulting lower receiver complexity allows systems utilizing such subset codes to be less complex and require less power.

    VOLTAGE SAMPLER DRIVER WITH ENHANCED HIGH-FREQUENCY GAIN
    17.
    发明公开
    VOLTAGE SAMPLER DRIVER WITH ENHANCED HIGH-FREQUENCY GAIN 审中-公开

    公开(公告)号：EP3408935A1

    公开(公告)日：2018-12-05

    申请号：EP17744854.5

    申请日：2017-01-25

    申请人： Kandou Labs S.A.

    发明人： TAJALLI, Armin

    IPC分类号： H03F3/19 ,  H03F3/45 ,  H03G1/00 ,  H04L25/02

    CPC分类号： H03G3/3036 ,  H03F3/45179 ,  H03F3/45183 ,  H03F3/45197 ,  H03F3/45632 ,  H03F2200/366 ,  H03F2203/45022 ,  H03G3/3089

    摘要： Methods and systems are described for receiving, at an input differential branch pair, a set of input signals, and responsively generating a first differential current, receiving, at an input of an offset voltage branch pair, an offset voltage control signal, and responsively generating a second differential current, supplementing a high-frequency component of the second differential current by injecting a high-pass filtered version of the set of input signals into the input of the offset voltage branch pair using a high-pass filter, and generating an output differential current based on the first and second differential currents using an amplifier stage connected to the input differential branch pair and the offset voltage branch pair.

    VECTOR SIGNALING CODES WITH INCREASED SIGNAL TO NOISE CHARACTERISTICS
    18.
    发明公开
    VECTOR SIGNALING CODES WITH INCREASED SIGNAL TO NOISE CHARACTERISTICS 审中-公开
    VEKTORSIGNALISIERUNGSCODIERUNG MITERHÖHTEN信号RAUSCH-EIGENSCHAFTEN

    公开(公告)号：EP3138253A2

    公开(公告)日：2017-03-08

    申请号：EP15818524.9

    申请日：2015-07-10

    申请人： Kandou Labs S.A.

    发明人： SHOKROLLAHI, Amin ,  ULRICH, Roger

    IPC分类号： H04L25/02 ,  H04L25/03

    CPC分类号： H04L25/0272 ,  H04L25/03343 ,  H04L25/14 ,  H04L25/4919

    摘要： Vector signaling codes are synergistically combined with multi-level signaling, the increased alphabet size provided by the multi-level signaling enabling a larger codeword space for a given number of symbols, at the cost of reduced receiver detection margin for each of the multiple signal levels. Vector signaling code construction methods are disclosed in which code construction and selection of multi-level signal levels are coordinated with the design of an associated receive comparator network, wherein modified signal levels encoded and emitted by the transmitter result in increased detection margin at the receive comparators.

    摘要翻译： 向量信令代码与多级信令协同地组合，由多级信令提供的增加的字母大小使得能够为给定数量的符号提供较大的码字空间，其代价是减少多个信号电平中的每个信号电平的接收机检测余量 。 公开了矢量信令码构造方法，其中多级信号电平的代码构造和选择与相关联的接收比较器网络的设计协调，其中由发射机编码和发射的修改的信号电平导致接收比较器的检测裕度增加 。

    MULTILEVEL DRIVER CIRCUIT FOR HIGH SPEED CHIP-TO-CHIP COMMUNICATIONS
    19.
    发明公开
    MULTILEVEL DRIVER CIRCUIT FOR HIGH SPEED CHIP-TO-CHIP COMMUNICATIONS 审中-公开
    MEHRSTUFIGE TREIBERSCHALTUNGFÜRHOCHSCHNELLE CHIP-TO-CHIP-KOMMUNIKATIONEN

    公开(公告)号：EP3138196A1

    公开(公告)日：2017-03-08

    申请号：EP15811965.1

    申请日：2015-06-24

    申请人： Kandou Labs S.A.

    发明人： ULRICH, Roger

    IPC分类号： H03H7/40 ,  H04L25/49

    摘要： A plurality of driver slice circuits arranged in parallel having a plurality of driver slice outputs, each driver slice circuit having a digital driver input and a driver slice output, each driver slice circuit configured to generate a signal level determined by the digital driver input, and a common output node connected to the plurality of driver slice outputs and a wire of a multi-wire bus, the multi-wire bus having a characteristic transmission impedance matched to an output impedance of the plurality of driver slice circuits arranged in parallel, each driver slice circuit of the plurality of driver slice circuits having an individual output impedance that is greater than the characteristic transmission impedance of the wire of the multi-wire bus.

    摘要翻译： 描述了由多个并联驱动器元件组成的传输线驱动器系统。 并联结构允许有效产生具有可调输出幅度的多输出信号电平，可选地包括有限脉冲响应信号整形和偏斜预补偿。

    METHODS AND SYSTEMS FOR HIGH BANDWIDTH COMMUNICATIONS INTERFACE
    20.
    发明公开
    METHODS AND SYSTEMS FOR HIGH BANDWIDTH COMMUNICATIONS INTERFACE 审中-公开
    用于高带宽通信接口的方法和系统

    公开(公告)号：EP2979388A1

    公开(公告)日：2016-02-03

    申请号：EP14785898.9

    申请日：2014-04-15

    申请人： Kandou Labs S.A.

    发明人： HOLDEN, Brian ,  FOX, John ,  HORMATI, Ali ,  HUNT, Peter ,  KEAY, John ,  SHOKROLLAHI, Amin ,  SIMPSON, Richard ,  SINGH, Anant ,  STEWART, Andrew ,  SURACE, Giuseppe ,  ULRICH, Roger

    IPC分类号： H04L5/02 ,  H04L27/01

    摘要： Systems and methods are described for transmitting data over physical channels to provide a high bandwidth, low latency interface between a transmitting device and a receiving device operating at high speed with low power utilization. Communication is performed using group signaling over sets of four wires using a vector signaling code, where each wire of a set carries a low-swing signal that may take on one of four signal values. Topologies and designs of wire sets are disclosed with preferred characteristics for group signaling communications.

    摘要翻译： 描述了用于通过物理信道传输数据的系统和方法，以在发射设备和以低功率利用率高速运行的接收设备之间提供高带宽，低等待时间接口。 通过使用矢量信令代码在四线组上使用组信号执行通信，其中组中的每个线都携带可以采用四个信号值中的一个的低摆动信号。 用于组信令通信的优选特性公开了导线组的拓扑和设计。