摘要:
The invention relates to a circuit arrangement for controlling a programmable connection (1), comprising a volatile memory cell (5), which is coupled to the fuse (1) for permanently memorising the data that is stored in the volatile memory (5) and a shift register (3), which permits data to be read from the volatile memory cell (5) and data to be written to the memory cell (5). To control several fuses (1), several shift registers (3) can be interconnected to form a shift register chain. Said shift register chain (3) enables the rapid reading from and writing to the volatile memory (4), using a circuit of low complexity.
摘要:
A circuit arrangement for triggering a programmable connection (1), for example a fuse, is disclosed, comprising a trigger circuit (2) for triggering the fuse (1), dependent upon a signal applied to the data input (11), and a volatile memory (4), the output of which is preferably directly connected to the data input (11) of the trigger circuit. A trigger circuit for the particularly rapid and simple programming of fuses, in particular electrical programmable fuses is thus disclosed.
摘要:
A circuit arrangement for triggering a programmable connection (1), for example a fuse, is disclosed, comprising a trigger circuit (2) for triggering the fuse (1), dependent upon a signal applied to the data input (11), and a volatile memory (4), the output of which is preferably directly connected to the data input (11) of the trigger circuit. A trigger circuit for the particularly rapid and simple programming of fuses, in particular electrical programmable fuses is thus disclosed.
摘要:
The invention relates to a circuit arrangement for controlling a programmable connection (1), which comprises a trigger circuit (2) for selecting and burning the fuse (1), and which comprises a shift register (3), with which an activating signal (B, B') can be supplied to the trigger circuit (2). In a preferred embodiment, a volatile memory location (5) can be provided in order to provide the data that initiates the burning. The circuit arrangement enables a burning of fuses (1) and thus permits the repair of defective memory locations in bulk storage devices even after a chip having the bulk storage device has been embedded. In addition, the aforementioned shift register (3) effectively prevents the occurrence of impermissibly high currents due to the simultaneous burning of too many fuses (1).
摘要:
The invention relates to a circuit arrangement for controlling a programmable connection (1), which comprises a trigger circuit (2) for selecting and burning the fuse (1), and which comprises a shift register (3), with which an activating signal (B, B') can be supplied to the trigger circuit (2). In a preferred embodiment, a volatile memory location (5) can be provided in order to provide the data that initiates the burning. The circuit arrangement enables a burning of fuses (1) and thus permits the repair of defective memory locations in bulk storage devices even after a chip having the bulk storage device has been embedded. In addition, the aforementioned shift register (3) effectively prevents the occurrence of impermissibly high currents due to the simultaneous burning of too many fuses (1).
摘要:
The invention relates to a circuit arrangement for controlling a programmable connection (1), comprising a volatile memory cell (5), which is coupled to the fuse (1) for permanently memorising the data that is stored in the volatile memory (5) and a shift register (3), which permits data to be read from the volatile memory cell (5) and data to be written to the memory cell (5). To control several fuses (1), several shift registers (3) can be interconnected to form a shift register chain. Said shift register chain (3) enables the rapid reading from and writing to the volatile memory (4), using a circuit of low complexity.
摘要:
The invention relates to an integrated circuit comprising a self-test device (B) for executing a self-test of the integrated circuit which has a control output (CTR). The integrated circuit also comprises a program memory (MI) which is connected to the self-test device and which is provided for storing at least one test program (P) that is supplied from outside the integrated circuit. Said test program is ran by the self-test device during the execution of a self-test. The self-test device (B) controls the loading of the respective test program to be ran into the program memory from outside the integrated circuit via the control output (CTR) thereof.
摘要:
The invention relates to an integrated circuit comprising a self-test device (B) for executing a self-test of the integrated circuit which has a control output (CTR). The integrated circuit also comprises a program memory (MI) which is connected to the self-test device and which is provided for storing at least one test program (P) that is supplied from outside the integrated circuit. Said test program is ran by the self-test device during the execution of a self-test. The self-test device (B) controls the loading of the respective test program to be ran into the program memory from outside the integrated circuit via the control output (CTR) thereof.