-
公开(公告)号:EP1384354B1
公开(公告)日:2012-07-25
申请号:EP02719909.0
申请日:2002-01-31
发明人: CALVIGNAC, Jean, Louis , GOETZINGER, William, John , HANDLOGTEN, Glen, Howard , HEDDES, Marco, C. , LOGAN, Joseph, Franklin , MIKOS, James, Francis , NORGAARD, David, Alan , VERPLANKEN, Fabrice
CPC分类号: H04L12/5601 , H04L2012/5636 , H04L2012/5679 , H04L2012/5685
摘要: A Network Processor (NP) is formed from a plurality of operatively coupled chips. The NP includes a Network Processor Complex (NPC) Chip coupled to a Data Flow Chip and Data Store Memory coupled to the Data Flow chip. An optional Scheduler Chip is coupled to the Data Flow Chip. The named components are replicated to create a symmetric ingress and egress structure.
-
公开(公告)号:EP1384354A2
公开(公告)日:2004-01-28
申请号:EP02719909.0
申请日:2002-01-31
发明人: CALVIGNAC, Jean, Louis , GOETZINGER, William, John , HANDLOGTEN, Glen, Howard , HEDDES, Marco, C. , LOGAN, Joseph, Franklin , MIKOS, James, Francis , NORGAARD, David, Alan , VERPLANKEN, Fabrice
CPC分类号: H04L12/5601 , H04L2012/5636 , H04L2012/5679 , H04L2012/5685
摘要: A Network Processor (NP) is formed from a plurality of operatively coupled chips. The NP includes a Network Processor Complex (NPC) Chip coupled to a Data Flow Chip and Data Store Memory coupled to the Data Flow chip. An optional Scheduler Chip is coupled to the Data Flow Chip. The named components are replicated to create a symmetric ingress and egress structure.
-
公开(公告)号:EP1384354B8
公开(公告)日:2012-09-05
申请号:EP02719909.0
申请日:2002-01-31
发明人: CALVIGNAC, Jean, Louis , GOETZINGER, William, John , HANDLOGTEN, Glen, Howard , HEDDES, Marco, C. , LOGAN, Joseph, Franklin , MIKOS, James, Francis , NORGAARD, David, Alan , VERPLANKEN, Fabrice
CPC分类号: H04L12/5601 , H04L2012/5636 , H04L2012/5679 , H04L2012/5685
-
公开(公告)号:EP1678856A1
公开(公告)日:2006-07-12
申请号:EP04766796.9
申请日:2004-09-15
IPC分类号: H04L1/00
摘要: In a first aspect of the invention, a first method is provided for hierarchical scheduling. The first method includes the steps of (1) receiving data from one or more pipes, each pipe including a plurality of pipe flows (2) selecting a winning pipe from the one or more pipes from which to transmit data based upon one or more quality of service parameters corresponding to the winning pipe (3) selecting a pipe flow from the plurality of pipe flows included in the winning pipe based upon one or more quality of service parameters corresponding to the selected pipe flow and (4) transmitting data from the selected pipe flow. Numerous other aspects are provided.
-
公开(公告)号:EP1678856B1
公开(公告)日:2011-09-14
申请号:EP04766796.9
申请日:2004-09-15
IPC分类号: H04L1/00
摘要: In a first aspect of the invention, a first method is provided for hierarchical scheduling. The first method includes the steps of (1) receiving data from one or more pipes, each pipe including a plurality of pipe flows (2) selecting a winning pipe from the one or more pipes from which to transmit data based upon one or more quality of service parameters corresponding to the winning pipe (3) selecting a pipe flow from the plurality of pipe flows included in the winning pipe based upon one or more quality of service parameters corresponding to the selected pipe flow and (4) transmitting data from the selected pipe flow. Numerous other aspects are provided.
摘要翻译: 在本发明的第一方面,提供了一种分层调度的第一种方法。 第一种方法包括以下步骤:(1)从一个或多个管道接收数据,每个管道包括多个管道流(2)基于一个或多个质量从一个或多个管道中选择获胜管道,从中传送数据 对应于获胜管道的服务参数(3)基于与所选择的管道流程相对应的一个或多个服务质量参数来选择来自包括在获胜管道中的多个管道流的管道流程;以及(4)从所选择的管道 管道流。 提供了许多其他方面。
-
公开(公告)号:EP1984856A1
公开(公告)日:2008-10-29
申请号:EP07703921.2
申请日:2007-01-16
IPC分类号: G06F17/50
CPC分类号: G06F17/5072
摘要: An apparatus, program product and method utilize heuristic clustering to generate assignments of circuit elements to clusters or groups to optimize a desired spatial locality metric. For example, circuit elements such as scan-enabled latches may be assigned to individual scan chains using heuristic clustering to optimize the layout of the scan chains in a scan architecture for a circuit design.
-
-
-
-
-