SUPERSCALAR RISC PROCESSOR INSTRUCTION SCHEDULING
    1.
    发明授权
    SUPERSCALAR RISC PROCESSOR INSTRUCTION SCHEDULING 失效
    命令序列顺序规划从RISC超标量

    公开(公告)号:EP0636256B1

    公开(公告)日:1997-06-04

    申请号:EP93906834.2

    申请日:1993-03-26

    IPC分类号: G06F9/38

    摘要: A register renaming system for out-of-order execution of a set of reduced instruction set computer instructions having addressable source and destination register fields, adapted for use in a computer having an instruction execution unit with a register file accessed by read address ports and for storing instruction operands. A data dependance check circuit is included for determining data dependencies between the instructions. A tag assignment circuit generates one or more tags to specify the location of operands, based on the data dependencies determined by the data dependence check circuit. A set of register file port multiplexers select the tags generated by the tag assignment circuit and pass the tags onto the read address ports of the register file for storing execution results.

    SUPERSCALAR RISC INSTRUCTION SCHEDULING
    2.
    发明公开
    SUPERSCALAR RISC INSTRUCTION SCHEDULING 失效
    命令中的END RESULT规划从RISC超标量处理器。

    公开(公告)号:EP0636256A1

    公开(公告)日:1995-02-01

    申请号:EP93906834.0

    申请日:1993-03-26

    IPC分类号: G06F9 G06F15

    摘要: A register renaming system for out-of-order execution of a set of reduced instruction set computer instructions having addressable source and destination register fields, adapted for use in a computer having an instruction execution unit with a register file accessed by read address ports and for storing instruction operands. A data dependance check circuit is included for determining data dependencies between the instructions. A tag assignment circuit generates one or more tags to specify the location of operands, based on the data dependencies determined by the data dependence check circuit. A set of register file port multiplexers select the tags generated by the tag assignment circuit and pass the tags onto the read address ports of the register file for storing execution results.