摘要:
A circuit for diagnosing the state of a load (LD) comprises a DMOS transistor (DMOS1) interposed between a terminal (OUT) of the load (LD) and voltage comparator circuits (CDT) in order to limit the maximum voltage input to the comparators (CDT) to reduce the circuit area occupied by the comparators (CDT) and consequently the cost of the diagnosis circuit.