摘要:
The invention relates to a process for collective manufacturing of cavities and/or membranes (24), with a given thickness d, in a wafer said to be a semiconductor on insulator layer, comprising at least one semiconducting surface layer with a thickness d on an insulating layer, this insulating layer itself being supported on a substrate, this process comprising: - etching of the semiconducting surface layer with thickness d, the insulating layer forming a stop layer, to form said cavities and/or membranes in the surface layer.
摘要:
A micro-electromechanical component produced from a semiconductor substrate, comprising an internal moving portion which includes conductive elements and contacts on its outer surface, said contacts being electrically connected to said conductive elements, said electrical contacts being capable of accommodating soldered interconnect wires which are themselves designed to be connected to electrical contacts provided on device which accommodates said component, characterized in that electrical contacts are arranged in an area which extends between upper face of the component and lateral face, said contacts having a concave shape and having two regions capable of accommodating soldered interconnect wires, said regions being substantially perpendicular to each other and parallel to said upper face and said lateral face respectively.
摘要:
A micro-electromechanical component produced from a semiconductor substrate, comprising an internal moving portion which includes conductive elements and contacts on its outer surface, said contacts being electrically connected to said conductive elements, said electrical contacts being capable of accommodating soldered interconnect wires which are themselves designed to be connected to electrical contacts provided on device which accommodates said component, characterized in that electrical contacts are arranged in an area which extends between upper face of the component and lateral face, said contacts having a concave shape and having two regions capable of accommodating soldered interconnect wires, said regions being substantially perpendicular to each other and parallel to said upper face and said lateral face respectively.
摘要:
The invention relates to a process for collective manufacturing of cavities and/or membranes (24), with a given thickness d, in a wafer said to be a semiconductor on insulator layer, comprising at least one semiconducting surface layer with a thickness d on an insulating layer, this insulating layer itself being supported on a substrate, this process comprising: - etching of the semiconducting surface layer with thickness d, the insulating layer forming a stop layer, to form said cavities and/or membranes in the surface layer.