-
公开(公告)号:US09274938B2
公开(公告)日:2016-03-01
申请号:US13737306
申请日:2013-01-09
Applicant: ADVANCED MICRO DEVICES, INC.
Inventor: Shawn Searles , Nicholas Todd Humphries , Brian W. Amick , Richard W. Reeves , Hanwoo Cho , Ronald L. Pettyjohn
CPC classification number: G06F12/00 , G06F1/3275 , G06F13/1689 , G06F13/4072 , G06F13/4086 , Y02D10/14
Abstract: A physical memory interface (Phy) and method of operating is disclosed. The Phy interface includes command and status registers (CSRs) configured to receive a first power context and second power context. Selection circuitry is configured to switch between the first and second power contexts. A plurality of adjustable delay elements are provided, each having a delay time responsive to the selected power context. A first set of CSRs configured may store the first power context and a second set of CSRs configured may store the second power context. The Phy interface may also include a plurality of drivers each having a selectable drive strength responsive to the selected power context. The Phy interface may also include a plurality of receivers each having a selectable termination impedance responsive to the selected power context. Switching between power contexts may result in adjusting of the delay elements, drive strength and/or termination impedance of one or more drivers/receivers.