中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.034 seconds)

    APPARATUS AND METHOD FOR PROVIDING HARDWARE SECURITY
    2.
    发明申请
    APPARATUS AND METHOD FOR PROVIDING HARDWARE SECURITY 有权
    提供硬件安全的装置和方法

    公开(公告)号：US20150052367A1

    公开(公告)日：2015-02-19

    申请号：US14473662

    申请日：2014-08-29

    Applicant: BROADCOM CORPORATION

    Inventor： Paul Chou ,  Love Kothari ,  Lawrence J. Madar, III

    IPC: G06F21/72

    CPC classification number: G06F21/72 ,  G06F12/14

    Abstract: A technique to provide a hardware security module that provides a secure boundary for retention of a secure key within the secure boundary and prevention of unauthorized accesses from external sources outside of the secure boundary to obtain the secure key. The hardware security module includes a security processor to unwrap and authenticate a secure key within the secure boundary to decrypt or encrypt data and to provide data through a single interface that communicates with external sources, so that all data transfers between the secure boundary, formed by the hardware security module, and external sources are transferred only through the interface. The hardware security module ensures no unwrapped key leaves the secure boundary established by the hardware security module.

    Abstract translation: 一种提供硬件安全模块的技术，其提供用于将安全密钥保持在安全边界内的安全边界，并防止从安全边界外部的外部源的未经授权的访问以获得安全密钥。 硬件安全模块包括一个安全处理器，用于对安全边界内的安全密钥进行解包和认证，以对数据进行解密或加密，并通过与外部源通信的单一接口提供数据，从而在安全边界之间传输所有数据，由 硬件安全模块和外部源仅通过接口传输。 硬件安全模块确保没有解开的密钥离开硬件安全模块建立的安全边界。

    CLOCK DOMAIN CROSSING SERIAL INTERFACE, DIRECT LATCHING, AND RESPONSE CODES
    4.
    发明申请
    CLOCK DOMAIN CROSSING SERIAL INTERFACE, DIRECT LATCHING, AND RESPONSE CODES 有权
    时钟交叉串行接口，直接锁定和响应代码

    公开(公告)号：US20140223031A1

    公开(公告)日：2014-08-07

    申请号：US13950713

    申请日：2013-07-25

    Applicant: Broadcom Corporation

    Inventor： Veronica Alarcon ,  Walid Nabhane ,  Mark Norman Fullerton ,  Love Kothari ,  Ronak Subhas Patel ,  Chih-Tsung Hsieh ,  Hao-zheng Lee

    IPC: G06F13/12

    CPC classification number: G06F11/1048 ,  G01R19/003 ,  G01R31/36 ,  G01R31/40 ,  G05F1/625 ,  G06F1/26 ,  G06F1/3206 ,  G06F1/3287 ,  G06F11/1016 ,  G06F11/3031 ,  G06F11/3058 ,  G06F11/3062 ,  G06F11/3093 ,  G06F13/126 ,  G11C7/106 ,  G11C7/1072 ,  H02J7/0029 ,  Y02D10/171

    Abstract: Aspects of a clock domain crossing serial interface, direct latching over the serial interface, and response codes are described. In various embodiments, a data communication command received over a serial interface is identified, and an address received over the serial interface is resolved to access a register bank. In a write operation, depending upon whether the address falls within a direct latch address range of the register bank, data may be directly latched into a direct latch register of the register bank or into a first-in-first-out register. For both read and write operations, reference may be made to a status register of the serial interface to identify or mitigate error conditions, and wait times may be relied upon to account for a clock domain crossing. After each of the read and write operations, a response code including a status indictor may be communicated.

    Abstract translation: 描述串行接口的时钟域，串行接口上​​的直接锁存和响应代码的方面。 在各种实施例中，识别通过串行接口接收的数据通信命令，并且解析通过串行接口接收的地址以访问寄存器组。 在写操作中，根据地址是否落在寄存器组的直接锁存地址范围内，数据可以被直接锁存到寄存器组的直接锁存寄存器中或者先进先出寄存器。 对于读和写操作，可以参考串行接口的状态寄存器来识别或减轻错误状况，并且可以依赖等待时间来考虑时钟域穿越。 在每次读取和写入操作之后，可以传送包括状态指示器的响应代码。

    Apparatus and method for providing hardware security
    5.
    发明授权
    Apparatus and method for providing hardware security 有权
    提供硬件安全性的装置和方法

    公开(公告)号：US09355280B2

    公开(公告)日：2016-05-31

    申请号：US14473662

    申请日：2014-08-29

    Applicant: BROADCOM CORPORATION

    Inventor： Paul Chou ,  Love Kothari ,  Lawrence J. Madar, III

    IPC: G06F21/00 ,  G06F21/72 ,  G06F12/14

    CPC classification number: G06F21/72 ,  G06F12/14

    Abstract: A technique to provide a hardware security module that provides a secure boundary for retention of a secure key within the secure boundary and prevention of unauthorized accesses from external sources outside of the secure boundary to obtain the secure key. The hardware security module includes a security processor to unwrap and authenticate a secure key within the secure boundary to decrypt or encrypt data and to provide data through a single interface that communicates with external sources, so that all data transfers between the secure boundary, formed by the hardware security module, and external sources are transferred only through the interface. The hardware security module ensures no unwrapped key leaves the secure boundary established by the hardware security module.

    Abstract translation: 一种提供硬件安全模块的技术，其提供用于将安全密钥保持在安全边界内的安全边界，并防止从安全边界外部的外部源的未经授权的访问以获得安全密钥。 硬件安全模块包括一个安全处理器，用于对安全边界内的安全密钥进行解包和认证，以对数据进行解密或加密，并通过与外部源通信的单一接口提供数据，从而在安全边界之间传输所有数据，由 硬件安全模块和外部源仅通过接口传输。 硬件安全模块确保没有解开的密钥离开硬件安全模块建立的安全边界。

Patent Agency Ranking