利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

36 条记录 (耗时 0.015 秒)

    On chip CMOS optical element
    2.
    发明授权
    On chip CMOS optical element 失效

    公开(公告)号：US07056760B2

    公开(公告)日：2006-06-06

    申请号：US10984598

    申请日：2004-11-08

    申请人： Ken Drottar ,  David Dunning

    发明人： Ken Drottar ,  David Dunning

    IPC分类号： H01L21/00

    CPC分类号： H04B10/801 ,  H01L27/14643

    摘要： CMOS optical receiver and optical transmitters are described. The optical receiver is formed from a CMOS CCD which is modified to immediately output all information indicative of incoming light, i.e., with no transfer gate. The optical transmitter is formed of a modulation window device. Both the optical transmitter and optical receiver are located on-chip with a microprocessor and form the I/O for the microprocessor. Since the modified I/O is serial, a serial to parallel converter, and parallel to serial converter are provided.

    On chip CMOS optical element
    3.
    发明申请
    On chip CMOS optical element 失效
    片上CMOS光学元件

    公开(公告)号：US20050095004A1

    公开(公告)日：2005-05-05

    申请号：US10984598

    申请日：2004-11-08

    申请人： Ken Drottar ,  David Dunning

    发明人： Ken Drottar ,  David Dunning

    IPC分类号： H01L27/146 ,  H01L27/15 ,  H01L29/26 ,  H01L31/12 ,  H04B10/00

    CPC分类号： H04B10/801 ,  H01L27/14643

    摘要： CMOS optical receiver and optical transmitters are described. The optical receiver is formed from a CMOS CCD which is modified to immediately output all information indicative of incoming light, i.e., with no transfer gate. The optical transmitter is formed of a modulation window device. Both the optical transmitter and optical receiver are located on-chip with a microprocessor and form the I/O for the microprocessor. Since the modified I/O is serial, a serial to parallel converter, and parallel to serial converter are provided.

    摘要翻译： 描述了CMOS光接收机和光发射机。 光接收器由CMOS CCD形成，其被修改为立即输出指示入射光的所有信息，即没有传输门。 光发射机由调制窗口装置构成。 光发射机和光接收机均采用微处理器位于芯片上，形成微处理器的I / O。 由于修改的I / O是串行的，因此提供串并转换器和串并转换器。

    On chip CMOS optical element
    4.
    发明授权
    On chip CMOS optical element 有权
    片上CMOS光学元件

    公开(公告)号：US6147366A

    公开(公告)日：2000-11-14

    申请号：US248350

    申请日：1999-02-08

    申请人： Ken Drottar ,  David Dunning

    发明人： Ken Drottar ,  David Dunning

    IPC分类号： H01L27/146 ,  H01L27/15 ,  H01L29/26 ,  H01L31/12 ,  H04B10/00

    CPC分类号： H04B10/801 ,  H01L27/14643

    摘要： CMOS optical receiver and optical transmitters are described. The optical receiver is formed from a CMOS CCD which is modified to immediately output all information indicative of incoming light, i.e., with no transfer gate. The optical transmitter is formed of a modulation window device. Both the optical transmitter and optical receiver are located on-chip with a microprocessor and form the I/O for the microprocessor. Since the modified I/O is serial, a serial to parallel converter, and parallel to serial converter are provided.

    摘要翻译： 描述了CMOS光接收机和光发射机。 光接收器由CMOS CCD形成，其被修改为立即输出指示入射光的所有信息，即没有传输门。 光发射机由调制窗口装置构成。 光发射机和光接收机均采用微处理器位于芯片上，形成微处理器的I / O。 由于修改的I / O是串行的，因此提供串并转换器和串并转换器。

    Chip CMOS optical element
    5.
    发明授权
    Chip CMOS optical element 有权
    芯片CMOS光学元件

    公开(公告)号：US06861673B1

    公开(公告)日：2005-03-01

    申请号：US09569324

    申请日：2000-05-11

    申请人： David Dunning ,  Ken Drottar

    发明人： David Dunning ,  Ken Drottar

    IPC分类号： H01L27/146 ,  H01L27/15 ,  H01L29/26 ,  H01L31/12 ,  H04B10/00

    CPC分类号： H04B10/801 ,  H01L27/14643

    摘要： CMOS optical receiver and optical transmitters are described. The optical receiver is formed from a CMOS CCD which is modified to immediately output all information indicative of incoming light, i.e., with no transfer gate. The optical transmitter is formed of a modulation window device. Both the optical transmitter and optical receiver are located on-chip with a microprocessor and form the I/O for the microprocessor. Since the modified I/O is serial, a serial to parallel converter, and parallel to serial converter are provided.

    摘要翻译： 描述了CMOS光接收机和光发射机。 光接收器由CMOS CCD形成，其被修改为立即输出指示入射光的所有信息，即没有传输门。 光发射机由调制窗口装置构成。 光发射机和光接收机均采用微处理器位于芯片上，形成微处理器的I / O。 由于修改的I / O是串行的，因此提供串并转换器和串并转换器。

    Methods and apparatuses for resetting the physical layers of two agents interconnected through a link-based interconnection
    7.
    发明申请
    Methods and apparatuses for resetting the physical layers of two agents interconnected through a link-based interconnection 有权
    用于重置通过基于链路的互连互联的两个代理的物理层的方法和装置

    公开(公告)号：US20050262336A1

    公开(公告)日：2005-11-24

    申请号：US10850783

    申请日：2004-05-21

    申请人： Naveen Cherukuri ,  Sanjay Dabral ,  David Dunning ,  Tim Frodsham ,  Theodore Schoenborn

    发明人： Naveen Cherukuri ,  Sanjay Dabral ,  David Dunning ,  Tim Frodsham ,  Theodore Schoenborn

    IPC分类号： G06F15/177 ,  H04L29/08

    CPC分类号： H04L69/32

    摘要： A method for effecting an in-band reset of the physical layers of two agents interconnected through a link-based interconnection scheme. In accordance with one embodiment of the invention, a first of the two agents ceases its forwarded clock to initiate the in-band reset. Upon realization of the cessation, a second agent ceases its forwarded clock and proceeds to a reset state. The first agent then proceeds to a reset state. Subsequently, after waiting a specified period of time, both agents proceed with a re-initialization of the physical layer. In accordance with one embodiment of the invention, the re-initialization of the physical layer is effected without impacting other layers of the interconnection hierarchy.

    摘要翻译： 一种用于实现通过基于链路的互连方案互联的两个代理的物理层的带内复位的方法。 根据本发明的一个实施例，两个代理中的第一个停止其转发的时钟以启动带内复位。 在停止实现时，第二代理程序停止其转发的时钟并进入复位状态。 然后第一个代理进入复位状态。 随后，等待指定的时间段后，两个代理进行物理层的重新初始化。 根据本发明的一个实施例，实现物理层的重新初始化而不影响互连层次结构的其他层。

    PHYSICAL LAYER LOOPBACK
    8.
    发明申请
    PHYSICAL LAYER LOOPBACK 有权
    物理层回滚

    公开(公告)号：US20070280121A1

    公开(公告)日：2007-12-06

    申请号：US11842280

    申请日：2007-08-21

    申请人： Theodore Schoenborn ,  Andrew Martwick ,  David Dunning

    发明人： Theodore Schoenborn ,  Andrew Martwick ,  David Dunning

    IPC分类号： H04L12/26

    CPC分类号： G06F11/27 ,  G01R31/31716 ,  H04L43/50

    摘要： In some embodiments, a chip comprises control circuitry to provide inband signals, inband output ports, and transmitters to transmit the inband signals to the inband output ports. The control circuitry selectively includes loopback initiating commands in the inband signals. Other embodiments are described and claimed.

    摘要翻译： 在一些实施例中，芯片包括控制电路，以提供带内信号，带内输出端口和发射器，以将带内信号传输到带内输出端口。 控制电路选择性地包括带内信号中的回送启动命令。 描述和要求保护其他实施例。

    Method and apparatus for meeting compliance for debugging and testing a multi-speed, point-to-point link
    9.
    发明申请
    Method and apparatus for meeting compliance for debugging and testing a multi-speed, point-to-point link 失效
    满足多速度点对点链路调试和测试的依从性的方法和装置

    公开(公告)号：US20070115831A1

    公开(公告)日：2007-05-24

    申请号：US11283303

    申请日：2005-11-18

    申请人： Debendra Sharma ,  Ajay Bhatt ,  David Dunning

    发明人： Debendra Sharma ,  Ajay Bhatt ,  David Dunning

    IPC分类号： H04L12/26

    CPC分类号： H04L43/50

    摘要： A method and apparatus for meeting compliance for debugging and testing a multi-speed, point-to-point link. In one embodiment, the method includes the selection of a compliance speed for a point-to-point link from at least two link frequencies supported by the point-to-point link. Once the compliance speed is selected for the point-to-point link, the point-to-point link is caused to enter a compliance testing mode. During compliance testing mode, a controller of the point-to-point link sets a compliance speed of the point-to-point link to the selected compliance speed. Once a compliance speed is set, a transmitter of the point-to-point link transmits a compliance pattern at the selected compliance speed. In one embodiment, the transmission of the compliance pattern at the selected compliance speed is used to generate a worst case eye diagram to determine compliance of the point-to-point link to a link specification. Other embodiments are described and claimed.

    摘要翻译： 一种用于满足调试和测试多速点对点链路的符合性的方法和装置。 在一个实施例中，该方法包括从点对点链路所支持的至少两个链路频率中选择点对点链路的遵从速度。 一旦为点对点链路选择了合规性速度，点对点链路便进入合规性测试模式。 在合规测试模式期间，点对点链路的控制器将点对点链路的合规速度设置为所选择的合规速度。 一旦达到合规速度，点对点链路的发射机就以所选择的合规速度传输合规模式。 在一个实施例中，以所选择的合规速度传输合规性模式用于生成最坏情况的眼图，以确定点对点链路对链路规范的顺从性。 描述和要求保护其他实施例。