公开(公告)号：US20170270983A1

公开(公告)日：2017-09-21

申请号：US15614072

申请日：2017-06-05

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Theodore T. Pekny ,  Jae-Kwan Park ,  Viloante Moschiano ,  Michele Incarnati ,  Luca de Santis

IPC: G11C7/22 ,  G11C16/26 ,  G11C16/32

CPC classification number: G11C7/22 ,  G11C16/26 ,  G11C16/32 ,  G11C2207/2209

Abstract: Apparatuses and methods for performing concurrent memory access operations for different memory planes are disclosed herein. An example apparatus may include a memory array having a plurality of memory planes. Each of the plurality of memory planes comprises a plurality of memory cells. The apparatus may further include a controller configured to receive a group of memory command and address pairs. Each memory command and address pair of the group of memory command and address pairs may be associated with a respective memory plane of the plurality of memory planes. The internal controller may be configured to concurrently perform memory access operations associated with each memory command and address pair of the group of memory command and address pairs regardless of page types associated with the pairs of the group (e.g., even if two or more of the memory command and address pairs may be associated with different page types).