METHOD FOR ELIMINATING INTERFERENCE BETWEEN CELLS IN WIRELESS COMMUNICATION SYSTEM AND APPARATUS THEREOF
    3.
    发明申请
    METHOD FOR ELIMINATING INTERFERENCE BETWEEN CELLS IN WIRELESS COMMUNICATION SYSTEM AND APPARATUS THEREOF 有权
    消除无线通信系统中的干扰干扰的方法及其设备

    公开(公告)号:US20150358953A1

    公开(公告)日:2015-12-10

    申请号:US14759919

    申请日:2014-01-08

    Abstract: A method for transmitting and receiving a signal of a terminal, according to an embodiment of the present invention includes the steps of: receiving a signal from a base station; calculating an expected value of the signal to interference plus noise ratio (SINR) based on the received signal; and choosing a beamforming method based on the expected value of SINR. The present invention can provide a method and an apparatus which apply adaptive ICIC in CoMP environment so as to maximize WSR with reduced complexity of calculation, thus having a performance comparable to that determined by the conventional method, and providing the user with a smooth communication environment with improved quality. Furthermore, a terminal communicating with a base station chooses a desirable beamforming technique with reduced complexity so as to decrease the complexity of the system and to provide higher power efficiency with a faster calculation speed. Besides, it is possible for a base station to readily choose the user group and the beamforming technique group with the optimum communication environment.

    Abstract translation: 根据本发明的实施例的用于发送和接收终端信号的方法包括以下步骤:从基站接收信号; 基于接收到的信号计算信号与干扰加噪声比(SINR)的期望值; 并根据SINR的预期值选择波束成形方法。 本发明可以提供一种在CoMP环境中应用自适应ICIC的方法和装置,以便以降低的计算复杂度最大化WSR,从而具有与常规方法所确定的性能相当的性能,并为用户提供平滑的通信环境 质量提高。 此外,与基站通信的终端选择具有降低的复杂度的期望的波束形成技术,以便降低系统的复杂性并以更快的计算速度提供更高的功率效率。 此外,基站可以容易地选择具有最佳通信环境的用户组和波束成形技术组。

    Semiconductor devices and data storage systems including the same

    公开(公告)号:US12213316B2

    公开(公告)日:2025-01-28

    申请号:US17720376

    申请日:2022-04-14

    Abstract: A semiconductor device includes a lower structure including a semiconductor substrate and circuit devices on the semiconductor substrate; a stack structure including interlayer insulating layers and gate electrodes alternating in a vertical direction; and a channel structure penetrating the stack structure. The channel structure includes a core insulating layer, a channel layer, a gate dielectric layer, and a channel pad. A portion of the channel pad overlaps an uppermost gate electrode among the gate electrodes in a horizontal direction. The channel pad includes a first pad layer and a second pad layer on the first pad layer. The second pad layer includes doped polysilicon that is doped with impurities and having N-type conductivity. The first pad layer includes at least one of an undoped polysilicon region and a doped polysilicon region having N-type conductivity and having an impurity concentration lower than an impurity concentration of the second pad layer.

Patent Agency Ranking