中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

16 records (took 0.015 seconds)

    REDUNDANCY IN ACTIVE PIXEL SENSOR
    1.
    发明申请
    REDUNDANCY IN ACTIVE PIXEL SENSOR 审中-公开

    公开(公告)号：US20190297294A1

    公开(公告)日：2019-09-26

    申请号：US15926025

    申请日：2018-03-20

    Applicant: TEXAS INSTRUMENTS INCORPORATED

    Inventor： Sravana Kumar GOLI ,  Jeevan MITHRA ,  Nagesh SURENDRANATH ,  Sandeep Kesrimal OSWAL

    IPC: H04N5/3745

    Abstract: An active pixel sensor a plurality of sensor pixels disposed in a row, a plurality of sensor pixels in a column, and steering circuitry coupled to each of the sensor pixels. Each of the sensor pixels includes a first pixel circuit, and a second pixel circuit. For each of the sensor pixels, the steering circuitry includes a first switch, a second switch, a third switch, and a fourth switch. The first switch and the second switch are connected in series to route an input signal to the first pixel circuit. The third switch and a fourth switch are connected in parallel to route the input signal to the second pixel circuit.

    LOW POWER PHOTON COUNTING SYSTEM
    3.
    发明申请
    LOW POWER PHOTON COUNTING SYSTEM 审中-公开
    低功率光电计算系统

    公开(公告)号：US20170035376A1

    公开(公告)日：2017-02-09

    申请号：US14871245

    申请日：2015-09-30

    Applicant: Texas Instruments Incorporated

    Inventor： Nagesh SURENDRANATH ,  Rakul VISWANATH ,  Sandeep Kesrimal OSWAL

    IPC: A61B6/00 ,  A61B6/03 ,  G01T1/17

    CPC classification number: A61B6/4241 ,  A61B6/032 ,  A61B6/4208 ,  A61B6/4233 ,  G01T1/171 ,  G01T1/24

    Abstract: The disclosure provides a circuit that includes a charge sensitive amplifier (CSA) that generates an integrated signal in response to a current signal. An active comparator is coupled to the CSA. The active comparator receives the integrated signal and a primary reference voltage signal, and generates an event detect signal. A first delay element is coupled to the active comparator and provides a fixed delay to the event detect signal to generate a convert signal. A discriminator system is coupled to the CSA. The discriminator system samples the integrated signal when activated by the convert signal.

    Abstract translation: 本公开提供了一种电路，其包括响应于当前信号产生积分信号的电荷敏感放大器（CSA）。 有源比较器耦合到CSA。 有源比较器接收积分信号和主参考电压信号，并产生事件检测信号。 第一延迟元件耦合到有源比较器，并向事件检测信号提供固定延迟以产生转换信号。 鉴别器系统耦合到CSA。 鉴别器系统在通过转换信号激活时对积分信号进行采样。

    SWITCHED CAPACITOR DELAY LINE
    4.
    发明申请
    SWITCHED CAPACITOR DELAY LINE 有权

    公开(公告)号：US20210310996A1

    公开(公告)日：2021-10-07

    申请号：US17350552

    申请日：2021-06-17

    Applicant: TEXAS INSTRUMENTS INCORPORATED

    Inventor： Prashuk JAIN ,  Ravikumar PATTIPAKA ,  Vajeed Nimran PARAMBIL ABDUL RAHEEM ,  Sandeep Kesrimal OSWAL

    IPC: G01N29/24 ,  G01S7/52 ,  G06F7/58 ,  G01S7/491 ,  G01N29/36

    Abstract: A delay line control circuit includes a pseudo-random number generator and a random phase generator circuit coupled to the pseudo-random number generator. The pseudo-random number generator is configured to produce a predetermined sequence of pseudo-random values. The random phase generator circuit is configured to randomize an access sequence for capacitors of a delay line. The random phase generator circuit includes a sequence register, an adder, and gating circuitry. The sequence register is configured to a store a value identifying one of the capacitors to be accessed. The adder is coupled to the sequence register, and is configured to increment the value stored in sequence register. The gating circuitry is coupled to the pseudo-random number generator and the adder. The gating circuitry is configured to pass one of the pseudo-random values to the adder for addition to the value stored in the sequence register.

    HYBRID LEAKAGE-COMPENSATION SCHEME FOR IMPROVED CORRECTION RANGE
    5.
    发明申请
    HYBRID LEAKAGE-COMPENSATION SCHEME FOR IMPROVED CORRECTION RANGE 有权

    公开(公告)号：US20210310863A1

    公开(公告)日：2021-10-07

    申请号：US17348976

    申请日：2021-06-16

    Applicant: TEXAS INSTRUMENTS INCORPORATED

    Inventor： Rakul VISWANATH ,  Nagesh SURENDRANATH ,  Sandeep Kesrimal OSWAL ,  Ratna Kumar Venkata PARUPUDI

    IPC: G01J1/44

    Abstract: A dark current compensation circuit comprises a first comparator having inputs for a detection signal and a first voltage, and a second comparator having inputs for the detection signal and a second voltage. The dark current compensation circuit also comprises a controller coupled to the first and second comparators, which has an input for an event signal. An adjustable current source is coupled to the controller and configured to generate a compensation current. The controller adjusts a value of the compensation current based on the first and second comparator outputs and maintains a constant value in response to the event signal indicating photons incident on a photon detector. In some implementations, the dark current compensation circuit further comprises an analog sub-circuit coupled to the adjustable current source and configured to receive the detection signal. The analog sub-circuit generates an analog compensation current in response to the detection signal.

Patent Agency Ranking