HIGH-SIDE TRANSISTOR PARTITIONING AND CONTROL

    公开(公告)号:US20240405773A1

    公开(公告)日:2024-12-05

    申请号:US18326613

    申请日:2023-05-31

    Abstract: A circuit includes a transistor, a first driver, a second driver, and a delay circuit. The transistor includes an array of transistor cells partitioned into a first switch and a second switch. The first driver is configured to control the first switch. The second driver is configured to control the second switch. The delay circuit is coupled between the first driver and the second driver. The delay circuit is configured to delay closure of the second switch until the first switch is closed and a voltage across the first switch is less than a predetermined voltage.

    POWER TRANSISTOR ADAPTIVE CLAMP CIRCUIT
    3.
    发明公开

    公开(公告)号:US20240178824A1

    公开(公告)日:2024-05-30

    申请号:US18059832

    申请日:2022-11-29

    CPC classification number: H03K5/084 H01L29/866 H02M3/155 H03K17/687

    Abstract: An adaptive clamp circuit includes a clamp circuit and a clamp control circuit. The clamp circuit includes a first transistor, a second transistor, and a variable resistor. The first transistor includes a first current terminal, a second current terminal, and a control terminal. The first current terminal is coupled to a switching terminal. The second current terminal is coupled to a ground terminal. The second transistor includes a first current terminal, a second current terminal, and a control terminal. The first current terminal of the second transistor is coupled to the control terminal of the first transistor. The second current terminal of the second transistor is coupled to the switching terminal. The variable resistor is coupled between the control terminal of the second transistor and the ground terminal. The clamp control circuit is coupled between the switching terminal and the variable resistor.

    LOW FORWARD VOLTAGE DROP PASSIVE FULL-BRIDGE RECTIFIER ARCHITECTURES

    公开(公告)号:US20220407425A1

    公开(公告)日:2022-12-22

    申请号:US17680722

    申请日:2022-02-25

    Abstract: A rectifier circuit includes a first diode-connected transistor coupled to a first voltage terminal and a second diode-connected transistor coupled to a second voltage terminal. A switch network is coupled between the first diode-connected transistor and the second diode-connected transistor. The switch network has a first switch network terminal adapted to be coupled to a first terminal of a secondary winding of a transformer and has a second switch network terminal adapted to be coupled to a second terminal of the secondary winding of the transformer.

    DC-DC CONVERTER HAVING A SWITCH ON-TIME CONTROL LOOP WITH A SWITCHED-CAPACITOR CIRCUIT FOR ERROR-BASED ADJUSTMENT

    公开(公告)号:US20200136494A1

    公开(公告)日:2020-04-30

    申请号:US16175026

    申请日:2018-10-30

    Abstract: An apparatus includes a direct-current to direct-current (DC-DC) converter having an output node and at least one electronic switch. The DC-DC converter also includes: 1) a first feedback loop configured to control a voltage at the output node by adjusting a first switching parameter of the at least one electronic switch; and 2) a second feedback loop configured to adjust a second switching parameter of the at least one electronic switch. The second feedback loop includes a switched-capacitor circuit configured to determine a threshold signal based on an error between a reference signal and a control signal for the at least one electronic switch. The second feedback loop is configured to adjust the second switching parameter based on a comparison of an on-time signal with the threshold signal.

Patent Agency Ranking