公开(公告)号：US20180308417A1

公开(公告)日：2018-10-25

申请号：US16017858

申请日：2018-06-25

Applicant: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.

Inventor： Huimin XIE ,  Xuexin LAN ,  Liang WEN ,  Xiufeng ZHOU ,  Donghua LI ,  Xiaoxiao WU

IPC: G09G3/20

CPC classification number: G09G3/2096 ,  G09G3/3266 ,  G09G3/3677 ,  G09G2300/0426 ,  G09G2310/0202 ,  G09G2310/0232 ,  G09G2310/0267 ,  G09G2310/0281 ,  G09G2310/08

Abstract: The disclosure provides a display panel and a method for driving the display panel. The display panel includes a display area and a peripheral area surrounding the display area, and the display area includes one first display area and at least one second display area. The design according to embodiments of the disclosure release enough space occupied by the peripheral area at one side of the at least one second display area far away from the first display area, thus increasing display area in desired direction and a screen-to-total face ratio.

公开(公告)号：US20190051670A1

公开(公告)日：2019-02-14

申请号：US16163586

申请日：2018-10-18

Applicant: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.

Inventor： Liangliang BEI ,  Huangyao WU ,  Xuexin LAN ,  Hongbo ZHOU ,  Yihua ZHU ,  Guochang LAI ,  Guozhao CHEN

IPC: H01L27/12 ,  G09G3/20

CPC classification number: H01L27/124 ,  G09G3/20 ,  G09G3/3614 ,  G09G2300/0426 ,  G09G2300/0452 ,  G09G2310/0251 ,  G09G2310/0254 ,  G09G2310/0297 ,  G09G2310/08 ,  G09G2320/0209

Abstract: An array substrate and a display panel are provided. The array substrate includes a non-display area and a display area. The non-display area includes a first non-display area and a second non-display area, and the display area includes a normal display area and a wiring area. The normal display area is surrounded by the first non-display area, the wiring area is surrounded by the normal display area, and the second non-display area is surrounded by the wiring area. The second non-display area comprises an opening area. In the solution, since the number of data lead lines in the same layer in the wiring area is reduced, a line distance between adjacent data lead lines is increased, thereby reducing coupling capacitance between adjacent data lead lines arranged in the same layer.

公开(公告)号：US20180053795A1

公开(公告)日：2018-02-22

申请号：US15800096

申请日：2017-11-01

Applicant: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.

Inventor： Xuexin LAN

IPC: H01L27/12 ,  G02F1/1362

CPC classification number: H01L27/1255 ,  G02F1/134336 ,  G02F1/136213 ,  G02F1/13624 ,  G02F1/136286 ,  G02F2001/134354 ,  G02F2001/136245 ,  G02F2001/13685 ,  G09G2300/0876 ,  H01L27/1214 ,  H01L27/124

Abstract: The invention discloses an array substrate, a display panel, and a display device, where at least one control capacitor is added to a pixel zone, and the control capacitor has a first electrode at a fixed potential, and a second electrode at the same potential as a node between two adjacent transistors, so that when an active gate scan signal is stopped from being loaded on a gate line, the potential of the second electrode of the control capacitor is controlled to be kept at the potential of data signal loaded on a data line, to thereby lower the difference in voltage between the source and the drain of a transistor associated with the second electrode of the control capacitor so as to keep the potential at a connection point of the transistor with a storage capacitor to be the potential of a data signal loaded on the data line.

公开(公告)号：US20230378194A1

公开(公告)日：2023-11-23

申请号：US18362455

申请日：2023-07-31

Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.

Inventor： Bingping LIU ,  Xuexin LAN ,  Xianyan YANG ,  Shaowei SU

IPC: H01L27/12 ,  G06F3/041

CPC classification number: H01L27/124 ,  G06F3/0412 ,  G06F3/04164

Abstract: A display panel and a display apparatus are provided. A first base plate includes a first substrate, a transistor array layer, a pixel electrode layer, a common electrode layer, a first inorganic insulating layer, and a second inorganic insulating layer. The transistor array layer is provided on a side of the first substrate. The pixel electrode layer and the common electrode layer are arranged on a side of the transistor array layer away from the first substrate. The transistor array layer includes a transistor, the pixel electrode layer includes a pixel electrode, and the common electrode layer includes common electrodes. An insulating layer between the transistor array layer and one of the pixel electrode layer and the common electrode layer close to the transistor array layer is the first inorganic insulating layer. The second inorganic insulating layer is provided between the pixel electrode layer and the common electrode layer.

公开(公告)号：US20200212081A1

公开(公告)日：2020-07-02

申请号：US16653019

申请日：2019-10-15

Applicant: Xiamen Tianma Micro-Electronics Co.,Ltd.

Inventor： Bozhi LIU ,  Xiaoqi SHI ,  Shoujin CAI ,  Xuexin LAN ,  Guozhao CHEN

IPC: H01L27/146 ,  G06K9/00

Abstract: A diode and its fabrication method are provided. The diode includes a substrate, a buffer layer on a side of the substrate, a first film layer, a second film layer and a third film layer. The first film layer is a polycrystalline silicon film layer; the second film layer is an amorphous silicon film layer; and the third film layer is one of the polycrystalline silicon film layer and the amorphous silicon film layer. The diode at least includes a first portion, a second portion, a third portion, a first electrode, and a second electrode. The first portion is located in the first film layer; the second portion is located in the second film layer; and the third portion is located in the third film layer. The first electrode is electrically connected to the first portion, and the second electrode is electrically connected to the third portion.

公开(公告)号：US20190286271A1

公开(公告)日：2019-09-19

申请号：US16214492

申请日：2018-12-10

Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.

Inventor： Xuexin LAN ,  Bozhi LIU ,  Guozhao CHEN

IPC: G06F3/041

Abstract: The present disclosure provides a force sensor, a display panel, and a force detection method. The force sensor includes a first input terminal, a second input terminal, a first output terminal, and a second output terminal. A first resistor is connected between the first input terminal and the first output terminal. A first transistor and a second transistor are connected in parallel between the first output terminal and the second input terminal. A third transistor and a fourth transistor are connected in parallel between the second input terminal and the second output terminal. A further first resistor is connected between the second output terminal and the first input terminal. An equivalent resistance of the first transistor is equal to that of the fourth transistor, and an equivalent resistance of the second transistor is equal to that of the third transistor.

公开(公告)号：US20180181249A1

公开(公告)日：2018-06-28

申请号：US15888555

申请日：2018-02-05

Applicant: Xiamen Tianma Micro-Electronics Co., Ltd.

Inventor： Yanmei LI ,  Xuexin LAN ,  Huangyao WU

IPC: G06F3/041 ,  G09G3/30

CPC classification number: G06F3/04142 ,  G06F3/0412 ,  G06F3/0414 ,  G09G3/30 ,  H03K17/96 ,  H03K2017/9606

Abstract: An array substrate, a display panel and a display device are disclosed. The array substrate includes a base substrate, and a bias voltage applying circuit and a plurality of semiconductor pressure sensors both disposed at a side of the base substrate. The bias voltage applying circuit is electrically connected to a first power supply signal inputting terminal and a second power supply signal inputting terminal of the semiconductor pressure sensor via a first power supply signal line and a second power supply signal line, respectively, to supply a bias voltage to the semiconductor pressure sensor. A concentration of the dopant ions is higher when the related semiconductor pressure sensor is closer to the bias voltage applying circuit, so that an electrical resistance value of said semiconductor pressure sensor is lower.