公开(公告)号：US10789401B1

公开(公告)日：2020-09-29

申请号：US16294520

申请日：2019-03-06

Applicant: Xilinx, Inc.

Inventor： Srijan Tiwary ,  Aman Gayasen ,  Kumar S. S. Vemuri

IPC: G06F30/30 ,  G06F30/327 ,  G06F7/544 ,  G06F9/30 ,  G06F30/33 ,  G06F30/398

Abstract: Approaches for folding multiply-and-accumulate (MAC) logic in a circuit design involve a design tool recognizing a first instance of the MAC logic and a second instance of the MAC logic. The design tool replaces the first instance of the MAC logic and the second instance of the MAC logic with one instance of pipelined MAC logic. The design tool configures the pipelined MAC logic to input data signals of the first instance of the MAC logic and the second instance of the MAC logic to the pipelined MAC logic at a first clock rate, and switch between selection of the data signals of the first instance of the MAC logic and the second instance of the MAC logic at a second clock rate that is double the first clock rate. The design tool further configures the pipelined MAC logic to pipeline input data signals at the second clock rate, and to capture intermediate results at the second clock rate. The design tool further configures a register to capture output of the pipelined MAC logic at the first clock rate.

公开(公告)号：US10789402B1

公开(公告)日：2020-09-29

申请号：US16400690

申请日：2019-05-01

Applicant: Xilinx, Inc.

Inventor： Kumar S. S. Vemuri ,  Abid Karumannil ,  Venkataraju Koppada ,  Anitha Barri ,  Anusha Perla ,  Vishal K. Jain ,  Sairam K. M. Menon ,  Anil K. Martha

IPC: G06F30/327 ,  G06N3/04 ,  G06N3/063 ,  G06N3/08

Abstract: Examples herein describe a method for a compiler and hardware-abstraction-layer architecture for a programmable integrated circuit (IC). In one embodiment, a method for mapping and porting a neural network to an integrated circuit (IC) is disclosed. The method includes receiving a network description of the neural network; generating a framework independent network graph based on the network description; performing a plurality of back-end operations on the network graph to generate an execution sequence vector; and configuring the IC based on the execution sequence vector.

公开(公告)号：US11704535B1

公开(公告)日：2023-07-18

申请号：US16415907

申请日：2019-05-17

Applicant: Xilinx, Inc.

Inventor： Kumar S. S. Vemuri ,  Mahesh S. Mahadurkar ,  Pavan K. Nadimpalli ,  Venkat Praveen K. Kancharlapalli

IPC: G06N3/04 ,  G06F3/06 ,  G06N3/063 ,  G06F5/16 ,  G06N3/02 ,  G06N3/06 ,  G06N20/00

CPC classification number: G06N3/04 ,  G06F3/0655 ,  G06F3/0656 ,  G06N3/063 ,  G06F3/061 ,  G06F3/0613 ,  G06F3/0635 ,  G06F3/0679 ,  G06F3/0688 ,  G06F5/16 ,  G06N3/02 ,  G06N3/06 ,  G06N20/00

Abstract: Examples herein describe hardware architecture for processing and accelerating data passing through layers of a neural network. In one embodiment, a reconfigurable integrated circuit (IC) for use with a neural network includes a digital processing engine (DPE) array, each DPE having a plurality of neural network units (NNUs). Each DPE generates different output data based on the currently processing layer of the neural network, with the NNUs parallel processing different input data sets. The reconfigurable IC also includes a plurality of ping-pong buffers designed to alternate storing and processing data for the layers of the neural network.