公开(公告)号：US10998017B2

公开(公告)日：2021-05-04

申请号：US16151347

申请日：2018-10-04

Applicant: Etron Technology, Inc.

Inventor： Der-Min Yuan ,  Yen-An Chang ,  Wei-Ming Huang

IPC: G11C7/10 ,  G11C11/4074 ,  G06F12/0882 ,  G06F3/06 ,  G06F12/02 ,  G06F13/42 ,  G06F12/06 ,  G06F12/0866 ,  G11C11/406

Abstract: A dynamic random access memory applied to an embedded display port includes a memory core unit, a peripheral circuit unit, and an input/output unit. The memory core unit is used for operating in a first predetermined voltage. The peripheral circuit unit is electrically connected to the memory core unit for operating in a second predetermined voltage, where the second predetermined voltage is lower than 1.1V. The input/output unit is electrically connected to the memory core unit and the peripheral circuit unit for operating in a third predetermined voltage, where the third predetermined voltage is lower than 1.1V.

公开(公告)号：US09310816B2

公开(公告)日：2016-04-12

申请号：US13787823

申请日：2013-03-07

Applicant: Etron Technology, Inc.

Inventor： Yen-An Chang ,  Kuang-Fu Teng ,  Der-Min Yuan

IPC: G05F1/00 ,  G05F1/46 ,  G05F1/575

CPC classification number: G05F1/468 ,  G05F1/575

Abstract: An immediate response low dropout regulation system includes a low dropout regulation unit, a tracking voltage generation unit, and a self-driving unit. The low dropout regulation unit is used for generating and outputting an inner output voltage according to a reference voltage. The tracking voltage generation unit is used for generating and outputting a tracking voltage according to the reference voltage. The self-driving unit is coupled to the low dropout regulation unit and the tracking voltage generation unit. When a voltage difference between the tracking voltage and the inner output voltage is greater than a constant times threshold voltage, the self-driving unit provides a compensation current to an output terminal of the low dropout regulation unit.

Abstract translation: 立即响应的低压差调节系统包括低压差调节单元，跟踪电压产生单元和自驱动单元。 低压差调节单元用于根据参考电压产生和输出内部输出电压。 跟踪电压产生单元用于根据参考电压产生和输出跟踪电压。 自驱动单元耦合到低压差调节单元和跟踪电压产生单元。 当跟踪电压和内部输出电压之间的电压差大于恒定时间阈值电压时，自驱动单元向低压差调节单元的输出端提供补偿电流。

公开(公告)号：US09201437B2

公开(公告)日：2015-12-01

申请号：US14100009

申请日：2013-12-08

Applicant: Etron Technology, Inc.

Inventor： Yen-An Chang ,  Yi-Hao Chang

IPC: G05F1/56 ,  G05F3/02 ,  G05F1/00

CPC classification number: G05F1/56 ,  G05F1/00 ,  G05F3/02

Abstract: A multi-input low dropout regulator includes an amplifier, a first metal-oxide-semiconductor transistor, and a resistor. The amplifier has a plurality of first input terminals, a second input terminal, and an output terminal. Each first input terminal of the plurality of first input terminals is used for receiving an internal voltage. The first metal-oxide-semiconductor transistor has a first terminal for receiving a first voltage, a second terminal coupled to the output terminal of the amplifier, and a third terminal coupled the second input terminal of the amplifier. The resistor has a first terminal coupled to the third terminal of the first metal-oxide-semiconductor transistor, and a second terminal for receiving a second voltage. The third terminal of the first metal-oxide-semiconductor transistor is further used for coupling to a monitor pad, and the monitor pad is used for outputting the internal voltage.

Abstract translation: 多输入低压差稳压器包括放大器，第一金属氧化物半导体晶体管和电阻器。 放大器具有多个第一输入端子，第二输入端子和输出端子。 多个第一输入端子的每个第一输入端用于接收内部电压。 第一金属氧化物半导体晶体管具有用于接收第一电压的第一端子，耦合到放大器的输出端子的第二端子和耦合放大器的第二输入端子的第三端子。 电阻器具有耦合到第一金属氧化物半导体晶体管的第三端子的第一端子和用于接收第二电压的第二端子。 第一金属氧化物半导体晶体管的第三端子还用于耦合到监视器焊盘，并且监视器焊盘用于输出内部电压。

公开(公告)号：US08773179B2

公开(公告)日：2014-07-08

申请号：US13789691

申请日：2013-03-08

Applicant: Etron Technology, Inc.

Inventor： Yi-Hao Chang ,  Shih-Hsing Wang ,  Wen-Tung Yang ,  Yen-An Chang

IPC: H03L7/00 ,  H03K19/00 ,  H03K3/012

CPC classification number: H03K3/012 ,  H03K19/0016

Abstract: An input receiver includes a first input receiving unit, a second input receiving unit, a delay unit, and a first logic unit. The first input receiving unit receives an inverse wake-up signal, an external clock enable signal, a first voltage, and a reference signal, and then generates a first enable signal according to the external clock enable signal and the reference signal. The second input receiving unit receives the external clock enable signal, the first voltage, and an inverse enable voltage, and then generates a second enable signal as its output according to the external clock enable signal. The delay unit generates a wake-up signal according to the second enable signal. The first logic unit receives the wake-up signal and the first enable signal, and then generates an internal clock enable signal according to the wake-up signal and the first enable signal.

Abstract translation: 输入接收机包括第一输入接收单元，第二输入接收单元，延迟单元和第一逻辑单元。 第一输入接收单元接收反向唤醒信号，外部时钟使能信号，第一电压和参考信号，然后根据外部时钟使能信号和参考信号产生第一使能信号。 第二输入接收单元接收外部时钟使能信号，第一电压和反向使能电压，然后根据外部时钟使能信号产生第二使能信号作为其输出。 延迟单元根据第二使能信号产生唤醒信号。 第一逻辑单元接收唤醒信号和第一使能信号，然后根据唤醒信号和第一使能信号产生内部时钟使能信号。

公开(公告)号：US20140025879A1

公开(公告)日：2014-01-23

申请号：US13922242

申请日：2013-06-19

Applicant: Etron Technology, Inc.

Inventor： Der-Min Yuan ,  Yen-An Chang ,  Wei-Ming Huang

IPC: G11C7/10

CPC classification number: G11C7/1075 ,  G06F3/061 ,  G06F3/0653 ,  G06F3/0656 ,  G06F12/0238 ,  G06F12/063 ,  G06F12/0692 ,  G06F12/0866 ,  G06F12/0882 ,  G06F13/4221 ,  G06F13/4278 ,  G11C11/40615 ,  G11C11/4074 ,  Y02D10/14 ,  Y02D10/151

Abstract: A dynamic random access memory applied to an embedded display port includes a memory core unit, a peripheral circuit unit, and an input/output unit. The memory core unit is used for operating in a first predetermined voltage. The peripheral circuit unit is electrically connected to the memory core unit for operating in a second predetermined voltage, where the second predetermined voltage is lower than 1.1V. The input/output unit is electrically connected to the memory core unit and the peripheral circuit unit for operating in a third predetermined voltage, where the third predetermined voltage is lower than 1.1V.

Abstract translation: 应用于嵌入式显示端口的动态随机存取存储器包括存储器核心单元，外围电路单元和输入/输出单元。 存储器核心单元用于以第一预定电压工作。 外围电路单元电连接到存储器芯单元，用于在第二预定电压下工作，其中第二预定电压低于1.1V。 输入/输出单元电连接到存储器芯单元和外围电路单元，用于在第三预定电压下工作，其中第三预定电压低于1.1V。