Weighted fair share scheduler for large input-buffered high-speed cross-point packet/cell switches
    11.
    发明授权
    Weighted fair share scheduler for large input-buffered high-speed cross-point packet/cell switches 有权
    用于大输入缓冲高速交叉点分组/小区交换机的加权公平共享调度器

    公开(公告)号:US07292594B2

    公开(公告)日:2007-11-06

    申请号:US10339796

    申请日:2003-01-09

    CPC classification number: H04L49/254 H04L49/101 H04L49/3027 H04L49/3045

    Abstract: A switching fabric connects input ports to output ports. Each input has an input pointer referencing an output port, and each output has an output pointer referencing an input port. An arbiter includes input and output credit allocators, and an arbitration module (matcher). The input credit allocator resets input credits associated with input/output pairs and updates the input pointers. Similarly, the output credit allocator resets output credits associated with input/output pairs and updates the output pointers. The matcher matches inputs to outputs based on pending requests and available input and output credits. A scheduler schedules transmissions through the cross-bar switch according to the arbiter's matches.

    Abstract translation: 交换结构将输入端口连接到输出端口。 每个输入都有一个引用输出端口的输入指针,每个输出都有一个引用输入端口的输出指针。 仲裁器包括输入和输出信用分配器,以及仲裁模块(匹配器)。 输入信用分配器重置与输入/输出对相关联的输入信用,并更新输入指针。 类似地,输出信用分配器重置与输入/输出对相关联的输出信用并更新输出指针。 匹配器根据挂起的请求和可用的输入和输出信用量将输入匹配到输出。 调度器根据仲裁器的匹配程序调度通过交叉开关的传输。

    Method and system for guaranteeing quality of service in a multi-plane cell switch
    12.
    发明授权
    Method and system for guaranteeing quality of service in a multi-plane cell switch 有权
    保证多平面单元开关中服务质量的方法和系统

    公开(公告)号:US07292580B2

    公开(公告)日:2007-11-06

    申请号:US10325700

    申请日:2002-12-18

    Abstract: Data cells of plural classes are transferred from input ports to output ports through a switch by storing the cells at each input port in class-specific virtual output queues (VOQ) within sets of VOQs associated with output ports, and providing credits to VOQs according to class-associated guaranteed bandwidths. When a cell is received at a VOQ having credits, a high-priority request for transfer is generated. If a cell is received at a VOQ that does not have any available credits, a low-priority request for transfer is generated. In response to requests, grants are issued to VOQ sets without regard to class, high-priority requests being favored over low-priority requests. When a grant is received for a particular VOQ set, an arbitrator selects a VOQ from the set, giving priority to VOQs having credits over VOQs without credits, and a cell from the selected VOQ is transferred. Requests generated from all input ports are forwarded to a central scheduler associated with a switch fabric slice, the central scheduler issuing the grants. The switch fabric may comprise multiple slices and a central scheduler, across which requests may be distributed in parallel, for example, the switch fabric slices being selected in a fixed order. While all high-priority requests are granted, low priority requests may be granted by the central scheduler according to a weighted fair share policy.

    Abstract translation: 将多个类的数据单元通过交换机从输入端口传送到输出端口,通过将输出端口中的单元存储在与输出端口相关联的VOQ集合内的类特定虚拟输出队列(VOQ)中,并根据 类相关保证带宽。 当在具有信用的VOQ接收到信元时,产生高优先级的转移请求。 如果在没有任何可用信用的VOQ接收到信元,则生成低优先级的转移请求。 响应请求,向VOQ集发出授权,而不考虑低优先级请求的类别,优先级高的请求。 当针对特定VOQ集合接收到授权时,仲裁者从该集合中选择一个VOQ,优先考虑具有不带信用的VOQ的信用的VOQ,并且从所选择的VOQ中传送一个信元。 从所有输入端口产生的请求被转发到与交换机结构切片相关联的中央调度器,中央调度器发出授权。 交换结构可以包括多个片段和中央调度器,跨平台地分发请求,例如,以固定顺序选择交换结构片段。 当所有高优先级请求被授予时,中央调度器可以根据加权公平共享策略授予低优先级请求。

    RRGS-round-robin greedy scheduling for input/output terabit switches
    13.
    发明授权
    RRGS-round-robin greedy scheduling for input/output terabit switches 有权
    输入/输出比特开关的RRGS循环贪心调度

    公开(公告)号:US06618379B1

    公开(公告)日:2003-09-09

    申请号:US09206975

    申请日:1998-12-08

    Abstract: A novel protocol for scheduling of packets in high-speed cell based switches is provided. The switch is assumed to use a logical cross-bar fabric with input buffers. The scheduler may be used in optical as well as electronic switches with terabit capacity. The proposed round-robin greedy scheduling (RRGS) achieves optimal scheduling at terabit throughput, using a pipeline technique. The pipeline approach avoids the need for internal speedup of the switching fabric to achieve high utilization. A method for determining a time slot in a N×N crossbar switch for a round robin greedy scheduling protocol, comprising N logical queues corresponding to N output ports, the input for the protocol being a state of all the input-output queues, output of the protocol being a schedule, the method comprising: choosing input corresponding to i=(constant-k−1)mod N, stopping if there are no more inputs, otherwise choosing the next input in a round robin fashion determined by i=(i+1)mod N; choosing an output j such that a pair (i,j) to a set C={(i,j)| there is at least one packet from I to j}, if the pair (i,j) exists; removing i from a set of inputs and repeating the steps if the pair (i,j) does not exist; removing i from the set of inputs and j from a set of outputs; and adding the pair (i,j) to the schedule and repeating the steps.

    Abstract translation: 提供了一种用于在基于高速单元的交换机中调度分组的新颖协议。 假设交换机使用带输入缓冲区的逻辑交叉结构。 调度器可以用于具有太比特容量的光学以及电子开关中。 提出的循环贪心调度(RRGS)使用管道技术实现了吞吐量的最佳调度。 管道方式避免了交换结构的内部加速实现高利用率的需要。 一种用于确定用于轮询贪心调度协议的N×N交叉开关中的时隙的方法,包括对应于N个输出端口的N个逻辑队列,所述协议的输入是所有输入 - 输出队列的状态,协议的输出 作为调度,该方法包括:选择对应于i =(常数k-1)mod N的输入,如果不存在更多输入则停止,否则以由i =(i + 1)确定的循环方式选择下一个输入 )mod N; 选择输出j使得对(i,j)与集合C = {(i,j)| 如果存在对(i,j),则存在从I到j}的至少一个分组; 从一组输入中删除i,如果对(i,j)不存在则重复步骤; 从输出集合中删除i,并从一组输出中删除j; 并将对(i,j)添加到时间表并重复步骤。

    Large capacity, multiclass core ATM switch architecture
    14.
    发明授权
    Large capacity, multiclass core ATM switch architecture 失效
    大容量,多类核心ATM交换机架构

    公开(公告)号:US06324165B1

    公开(公告)日:2001-11-27

    申请号:US08923978

    申请日:1997-09-05

    Abstract: A large capacity ATM core switch architecture is disclosed, which supports multiple traffic classes and quality-of-service (QoS) guarantees. The switch supports both real-time traffic classes with strict QoS requirements, e.g., CBR and VBR, and non-real-time traffic classes with less stringent requirements, e.g., ABR and UBR. The architecture also accommodates real-time and non-real-time multicast flows in an efficient manner. The switch consists of a high-speed core module that interconnects input/output modules with large buffers and intelligent scheduling/buffer management mechanisms. The scheduling can be implemented using a novel dynamic rate control, which controls internal congestion and achieves fair throughput performance among competing flows at switch bottlenecks. In the dynamic rate control scheme, flows are rate-controlled according to congestion information observed at bottleneck points within the switch. Each switch flow is guaranteed a minimum service rate plus a dynamic rate component which distributes any unused bandwidth in a fair manner.

    Abstract translation: 公开了一种大容量ATM核心交换机架构,其支持多种业务类别和服务质量(QoS)保证。 交换机支持具有严格QoS要求的实时业务类别,例如CBR和VBR,以及具有不太严格要求的非实时业务类,例如ABR和UBR。 该架构还以有效的方式适应实时和非实时多播流。 该交换机由高速核心模块,可将输入/输出模块与大型缓冲区和智能调度/缓冲管理机制相互连接。 可以使用新颖的动态速率控制来实现调度,其控制内部拥塞并且在交换机瓶颈中的竞争流之间实现公平的吞吐量性能。 在动态速率控制方案中,根据在交换机内的瓶颈点观察到的拥塞信息,对流量进行速率控制。 每个交换机流被保证最小服务速率加上动态速率分量,以公平的方式分配任何未使用的带宽。

    Real-time estimation and dynamic renegotiation of UPC values for arbitrary traffic sources in ATM networks
    15.
    发明授权
    Real-time estimation and dynamic renegotiation of UPC values for arbitrary traffic sources in ATM networks 失效
    ATM网络中任意流量来源的UPC值的实时估计和动态重新协商

    公开(公告)号:US06304551B1

    公开(公告)日:2001-10-16

    申请号:US08821864

    申请日:1997-03-21

    Abstract: A scheme for determining the usage parameter control (UPC) values for an arbitrary traffic source from observations of its emitted cell stream is disclosed. The UPC values are used in a traffic shaping mechanism based on a dual leaky bucket, which shapes the cell stream by either discarding or delaying cells. The choice of UPC values is a function of the statistical characteristics of the observed cell stream; the user's tolerance for delay prior to the network access point; and the cost incurred on the network side. The chosen UPC values are then negotiated with the network. The source traffic characteristics may change dramatically over time, making the initially negotiated UPC descriptor inappropriate for the entire traffic stream. Hence, a method is disclosed for dynamically renegotiating UPC parameters whenever a predetermined change in traffic characteristics is detected. This method for real-time estimation and dynamic renegotiation of UPC parameters is the basis for a self-contained module which allows the source to make efficient use of the network resources.

    Abstract translation: 公开了一种用于通过其发射的小区流的观察来确定任意业务源的使用参数控制(UPC)值的方案。 UPC值用于基于双漏斗的流量整形机制中,双重泄漏桶通过丢弃或延迟单元来形成单元流。 UPC值的选择是观察到的细胞流的统计特征的函数; 用户在网络接入点之前的延迟容限; 以及网络方面的成本。 然后,所选择的UPC值与网络协商。 源流量特征可能会随时间而急剧变化,从而最初协商的UPC描述符对于整个流量流是不合适的。 因此,每当检测到业务特性的预定变化时,公开了用于动态重新协商UPC参数的方法。 这种用于实时估计和UPC参数的动态重新协商的方法是允许源有效利用网络资源的自包含模块的基础。

Patent Agency Ranking