中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

19 records (took 0.018 seconds)

    Hardware Random Forest: Low Latency, Fully Reconfigurable Ensemble Classification
    12.
    发明申请
    Hardware Random Forest: Low Latency, Fully Reconfigurable Ensemble Classification 有权

    公开(公告)号：US20220269272A1

    公开(公告)日：2022-08-25

    申请号：US17742845

    申请日：2022-05-12

    Applicant: Intel Corporation

    Inventor： MARCIO JULIATO ,  CHRISTOPHER GUTIERREZ ,  SHABBIR AHMED ,  MANOJ SASTRY ,  LIUYANG YANG ,  XIRUO LIU

    IPC: G05D1/00 ,  G06N5/04 ,  G06F16/901 ,  G06K9/62

    Abstract: Systems, methods, computer program products, and apparatuses for low latency, fully reconfigurable hardware logic for ensemble classification methods, such as random forests. An apparatus may comprise circuitry for an interconnect and circuitry for a random forest implemented in hardware. The random forest comprising a plurality of decision trees connected via the interconnect, each decision tree comprising a plurality of nodes connected via the interconnect. A first decision tree of the plurality of decision trees comprising a first node of the plurality of nodes to: receive a plurality of elements of feature data via the interconnect, select a first element of feature data, of the plurality of elements of feature data, based on a configuration of the first node, and generate an output based on the first element of feature data, an operation, and a reference value, the operation and reference value specified in the configuration of the first node.

    POST-QUANTUM LATTICE-BASED SIGNATURE LATENCY REDUCTION
    14.
    发明公开
    POST-QUANTUM LATTICE-BASED SIGNATURE LATENCY REDUCTION 审中-公开

    公开(公告)号：US20240113888A1

    公开(公告)日：2024-04-04

    申请号：US17936049

    申请日：2022-09-28

    Applicant: Intel Corporation

    Inventor： ZACHARY PEPIN ,  SANTOSH GHOSH ,  MANOJ SASTRY

    IPC: H04L9/32

    CPC classification number: H04L9/3247 ,  H04L9/3271

    Abstract: In one example an apparatus comprises processing circuitry to measure a statistical distance between a marginal distribution of a coordinate of a potential signature (z) over a first interval and a uniform distribution over the first interval and use the statistical distance to determine one or more thresholds of a rejection sampling operation in a lattice-based digital signature algorithm. Other examples may be described.

    HYBRIDIZATION OF DILITHIUM AND FALCON FOR DIGITAL SIGNATURES
    15.
    发明公开
    HYBRIDIZATION OF DILITHIUM AND FALCON FOR DIGITAL SIGNATURES 审中-公开

    公开(公告)号：US20240031164A1

    公开(公告)日：2024-01-25

    申请号：US17814476

    申请日：2022-07-22

    Applicant: Intel Corporation

    Inventor： SANTOSH GHOSH ,  MANOJ SASTRY

    IPC: H04L9/32

    CPC classification number: H04L9/3247 ,  H04L2209/68

    Abstract: In one example an apparatus comprises receive, in a processing platform, an input request from a remote device comprising a digital signature signing or verify function and determine a selected digital signature scheme for the request based at least in part on a determination of whether the processing platform is to apply a signing function or a verify function to the input request. Other examples may be described.

    VOLTAGE ENCODED MAC AND BUS SCRAMBLING
    17.
    发明申请
    VOLTAGE ENCODED MAC AND BUS SCRAMBLING 有权

    公开(公告)号：US20220393878A1

    公开(公告)日：2022-12-08

    申请号：US17868204

    申请日：2022-07-19

    Applicant: Intel Corporation

    Inventor： MARCIO JULIATO ,  SHABBIR AHMED ,  CHRISTOPHER GUTIERREZ ,  XIRUO LIU ,  MANOJ SASTRY ,  LIUYANG YANG

    IPC: H04L9/32 ,  H04L12/40

    Abstract: Various embodiments are generally directed to providing authentication and confidentiality mechanisms for message communication over an in-vehicle network. For example, authentication data associated with a communicating node may be transmitted over the network by encoding different predefined voltage levels on top of the message bits of the message being communicated. Different voltage levels may represent different encodings, such as a bit-pair or any bit combination of the authentication data. In a further example, messaging confidentiality between at least two communicating nodes may be achieved by pseudo-randomly flipping, or scrambling, the dominant and recessive voltages of the entire message frame at the analog level based on a pseudo-random control bit sequence.

    EFFICIENT POST-QUANTUM ANONYMOUS ATTESTATION WITH SIGNATURE-BASED JOIN PROTOCOL AND UNLIMITED SIGNATURES
    19.
    发明申请
    EFFICIENT POST-QUANTUM ANONYMOUS ATTESTATION WITH SIGNATURE-BASED JOIN PROTOCOL AND UNLIMITED SIGNATURES 审中-公开

    公开(公告)号：US20190319801A1

    公开(公告)日：2019-10-17

    申请号：US16455978

    申请日：2019-06-28

    Applicant: Intel Corporation

    Inventor： MANOJ SASTRY ,  RAFAEL MISOCZKI

    IPC: H04L9/32 ,  H04L9/06 ,  H04L9/08

    Abstract: In one example an apparatus comprises a computer readable memory; and a signature module to generate a set of cryptographic keys for attestation of group member devices and a set of leaf nodes in a sub-tree of a Merkle tree corresponding to the set of cryptographic keys, forward the set of leaf nodes to a group manager device, receive, from the group manager device, a subset of intermediate nodes in the Merkle tree, the intermediate nodes being common to all available authentications paths through the Merkel tree for signatures originating in the sub-tree, and determine a cryptographic key that defines an authentication path through the Merkle tree, the authentication path comprising one or more nodes from the set of leaf nodes and one or more nodes from the intermediate nodes received from the group manager device. Other examples may be described.

Patent Agency Ranking