摘要:
To provide an image which is matched with an aspect ratio of a screen of a display unit by compressing and enlarging the whole of the image to a desired size. A video signal is sequentially written into a field memory in response to a write clock from an input terminal. A clock generating circuit supplies the field memory with a read clock having a frequency which is about 4/3 times as high as that of the write clock. A vertical enlargement control circuit reads a video signal from the field memory with a line period corresponding to a magnification factor and inhibits writing to a one-line memory with the same period to provide a line delayed output for an output signal from the field memory. A vertical interpolating circuit generates a scanning line signal by an interpolation operation in accordance with a control signal from the vertical enlargement control circuit.
摘要:
A video signal processing circuit capable of enlarging and displaying a picture and adapted for use in an apparatus in which a desired picture is selected, and a video signal representative of the desired picture under interlaced scanning is received, stored in a memory and processed to provide an enlarged video signal, comprises includes a real signal/interpolated signal preparation circuit for preparing, from the stored video signal, new scanning lines for an image to be enlarged, and a memory processing circuit having switching control function to store an output signal of the real signal/interpolated signal preparation circuit in a memory, read the video signal out of the memory at a period different from a period at which the output signal is stored in the memory, and delay a read-out signal by one or more fields so that an enlarged signal is delivered.
摘要:
A video signal processing circuit capable of enlarging and displaying a picture and adapted for use in an apparatus in which a desired picture is selected, and a video signal representative of the desired picture under interlaced scanning is received, stored in a memory and processed to provide an enlarged video signal, includes a real signal/interpolated signal preparation circuit for preparing, from the stored video signal, new scanning lines for an image to be enlarged, and a memory processing circuit having switching control function to store an output signal of the real signal/interpolated signal preparation circuit in a memory, read the video signal out of the memory at a period different from a period at which the output signal is stored in the memory, and delay a read-out signal by one or more fields so that an enlarged signal is delivered.
摘要:
A video signal processing circuit is provided to display an image of a standard television signal on a display unit with a 6:9 aspect ratio by enlarging an image of a video signal in the horizontal and vertical directions by a magnification factor which depends on the feature of the standard television signal. The processing circuit includes a first memory circuit which reads out the stored video signal in response to a read clock different from the write clock and generated by a stable frequency source so that the image of the video signal is expanded in the vertical direction, a second memory circuit which implements time-base compression for the output of the first memory circuit and thereafter expands the signal, a spatial filter which implements filtering for the output of the second memory circuit, an enlargement control circuit which control the above-mentioned circuits, and a synchronizing processing circuit. The circuit arrangement enables video signals of various image sizes, such as for movie pictures, to be displayed by signal conversion on a display unit with a 16:9 aspect ratio, and is capable of suppressing jitters of video signals.
摘要:
A wide-screen television receiver capable of converting a TV signal of a non-aspect ratio into a signal of a wide aspect ratio which can be displayed on a wide screen of the wide aspect ratio and previously visually informing the user of what part of the image of the non-aspect ratio TV signal is converted in its aspect ratio and displayed on the wide screen. The receiver includes the interpolation scan speed conversion circuit, the mode setting circuit, the aspect ratio converting circuit, the wide cursor adding circuit and the wide display. The interpolation scan speed conversion circuit makes a series of processes such as Y/C separation and scan line interpolation for the input video signal supplied via the input terminal. The aspect ratio converting circuit compresses the video signal from the interpolation scan speed conversion circuit in the horizontal direction by use of a memory. The magnification processing circuit is provided after the aspect ratio converting circuit. This magnification processing circuit magnifies the horizontally compressed video signal so that an arbitrary part of image specified by the mode setting circuit can be magnified at given magnification powers in the horizontal and vertical direction. The wide screen display displays the magnified image of the video signal without horizontal and vertical distortions on the wide screen.
摘要:
A wide television receiver which converts a video input signal having an aspect ratio 4:3 or 16:9 into a display format permitting selecting of display with horizontal compression, without horizontal compression, with vertical magnification, or without vertical magnification to present the display on a wide display having an aspect ratio 16:9.
摘要:
An apparatus and a method for receiving television signals can display a television signal of a novel signal format, even at a low cost, without addition of any hardware. The apparatus and a method for receiving a television signal employs a data input unit for receiving video data encoded by any one format among multiple kinds of encoding formats, a video data memory for storing the video data from the data input unit, a decoding process program memory for storing multiple kinds of decoding process programs for decoding processes corresponding to received video data having multiple kinds of encoding formats, a programmable logic device which can vary the hardware constitution for the decoding process, a logic device varying unit for varying the hardware constitution for the decoding process, a decoding control unit for varying the circuit constitution of the programmable logic device via the logic device varying unit depending on the encoding format of the input video data and decoding the video data stored in the video data memory into a video signal which may be displayed depending on the decoding process program, and a display for displaying the decoded video signal.
摘要:
An arrangement to automatically change between a scrambled digital data output and descrambled digital data output of a receiver by inserting a control signal conforming to a program provider's policy into a transmission signal. In a receiving side, a descrambler descrambles a channel-decoded signal, a demultiplexer demultiplexes the multiplexed signal from the descrambler into encoded video and audio data for output to a source decoder, and extracts the control information inserted in the transmitting side for output to a switch or CPU. The CPU decrypts a control signal from the control information extracted by the demultiplexer to determine whether the scrambled digital signal or descrambled digital signal is appropriate for output, and outputs a changeover control signal depending on the result of decryption. A switch selects the output of a scrambled digital signal from a stage prior to the descrambler, or a descrambled digital signal from a stage subsequent to the descrambler, depending on the changeover control signal from the CPU. Thereby, a scrambled digital signal output or descrambled digital signal output can automatically be changed over depending on a program provider's policy.
摘要:
A digital signal transmission system including a transmitter and a receiver and capable of transmitting highly efficiently compressed/coded digital video signals and receiving the video signals so that the text of emergency information or the like can be displayed together with video images without once expanding/decoding the digital video signals on the transmitter side. In this system, the multiplexer of the transmitter multiplexes digital video signals and digital audio signals with a digital information signal of text which is produced and has N-level priority information added by the information stream generator, and transmits the multiplex signal to the receiver. The receiver determines whether the text of the digital information signal is to be displayed on the basis of the priority information added to the digital information signal, and when it is determined that the text are to be displayed, the receiver can display the text of the digital information signal together with the image of the digital video signal.
摘要:
A heat sink for absorbing heat which is generated by an electronic module by using a coolant which flows in its internal portion, comprises a housing which is provided with, in its internal portion, a first surface which is located in the vicinity of the electronic module and a second surface which faces the first surface and comprises fins which extend from the first surface toward the second surface, wherein a projecting portion projecting from the second surface toward the first surface is formed at the second surface, between the top edges of the fins on the second surface side and the second surface.