-
公开(公告)号:US10388033B2
公开(公告)日:2019-08-20
申请号:US15098786
申请日:2016-04-14
Applicant: Samsung Electronics Co., Ltd.
Inventor: Yeongon Cho , Seok Kang , Soojung Ryu , Jeongae Park , Woong Seo , Sangheon Lee
Abstract: A texture processor includes: a texture cache configured to store textures; a controller configured to determine a texture address corresponding to a requested texture among the stored textures and read a texture corresponding to the texture address from the texture cache; a format converter configured to convert a format of the read texture into another format, based on a degree of texture precision required by a graphics processing unit (GPU); and a texture filter configured to perform texture filtering using the read texture having its format converted into the another format.
-
公开(公告)号:US10068353B2
公开(公告)日:2018-09-04
申请号:US15272732
申请日:2016-09-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sunmin Kwon , Hoyoung Kim , Jeongae Park
Abstract: A method of compressing a texture includes receiving a texel block obtained by dividing texels forming a texture into units of blocks of texels, determining a block pattern of the texel block, and compressing the texel block based on the block pattern.
-
公开(公告)号:US10055810B2
公开(公告)日:2018-08-21
申请号:US15420459
申请日:2017-01-31
Applicant: Samsung Electronics Co., Ltd.
Inventor: Santosh Abraham , Karthik Ramani , Woong Seo , Kwontaek Kwon , Jeongae Park
CPC classification number: G06T1/60 , G06T15/005 , G06T15/04 , H04N19/426 , H04N19/44 , Y02D10/13
Abstract: A texture cache architecture facilitates access of compressed texture data in non-power of two formats, such as the Adaptive Scalable Texture Compression (ASTC) codec. In one implementation, the texture cache architecture includes a controller, a first buffer, a second buffer, and a texture decompressor. A first buffer stores one or more blocks of compressed texel data fetched, in response to a first request, from a first texture cache, where the one or more blocks of compressed texel data including at least requested texel data. The second buffer stores decompressed one or more blocks of compressed texel data and provides the decompressed requested texel data as output to a second texture cache. The one or more blocks of compressed texel data stored by the first buffer includes second texel data in addition to the requested texel data.
-
公开(公告)号:US09807400B2
公开(公告)日:2017-10-31
申请号:US15066571
申请日:2016-03-10
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jeongae Park , Sunmin Kwon , Kwontaek Kwon
IPC: G06K9/36 , H04N19/184 , H04N19/182 , H04N19/176
CPC classification number: H04N19/184 , H04N19/176 , H04N19/182 , H04N19/593
Abstract: An image processing method includes receiving a bitstream comprising a first encoding unit and a second encoding unit; acquiring from the bitstream a reference value for decoding of the first coding unit, a weight value for performing interpolation using the reference value to determine one or more sample values, and an index indicating one of the one or more sample values; decoding the first encoding unit using the index and a result of interpolation performed using the reference value and the weight value; and decoding the second encoding unit from the bitstream using the interpolation result used in the decoding of the first encoding unit.
-
-
-