Sonic low pressure spray drying
    11.
    发明授权
    Sonic low pressure spray drying 有权
    声波低压喷雾干燥

    公开(公告)号:US08673357B2

    公开(公告)日:2014-03-18

    申请号:US13585096

    申请日:2012-08-14

    IPC分类号: A61K9/14 F26B5/06

    CPC分类号: B01D1/18

    摘要: This invention provides methods of spray drying pharmaceutical powders from a vibrating nozzle at low pressures. The method can effectively spray dry thick or viscous solutions or suspensions to provide small uniform particles. The invention includes dry particle compositions prepared by methods of low pressure spraying from vibrating nozzles.

    摘要翻译: 本发明提供了在低压下从振动喷嘴喷雾干燥药物粉末的方法。 该方法可以有效地喷洒干燥的稠粘或粘稠溶液或悬浮液以提供小的均匀颗粒。 本发明包括通过从振动喷嘴进行低压喷射的方法制备的干燥颗粒组合物。

    Sonic low pressure spray drying
    13.
    发明授权
    Sonic low pressure spray drying 有权
    声波低压喷雾干燥

    公开(公告)号:US08268354B2

    公开(公告)日:2012-09-18

    申请号:US12266493

    申请日:2008-11-06

    IPC分类号: A61K9/14 F26B5/06

    CPC分类号: B01D1/18

    摘要: This invention provides methods of spray drying pharmaceutical powders from a vibrating nozzle at low pressures. The method can effectively spray dry thick or viscous solutions or suspensions to provide small uniform particles. The invention includes dry particle compositions prepared by methods of low pressure spraying from vibrating nozzles.

    摘要翻译: 本发明提供了在低压下从振动喷嘴喷雾干燥药物粉末的方法。 该方法可以有效地喷洒干燥的稠粘或粘稠溶液或悬浮液以提供小的均匀颗粒。 本发明包括通过从振动喷嘴进行低压喷射的方法制备的干燥颗粒组合物。

    Sonic Low Pressure Spray Drying
    14.
    发明申请
    Sonic Low Pressure Spray Drying 有权
    声波低压喷雾干燥

    公开(公告)号:US20120308526A1

    公开(公告)日:2012-12-06

    申请号:US13585096

    申请日:2012-08-14

    CPC分类号: B01D1/18

    摘要: This invention provides methods of spray drying pharmaceutical powders from a vibrating nozzle at low pressures. The method can effectively spray dry thick or viscous solutions or suspensions to provide small uniform particles. The invention includes dry particle compositions prepared by methods of low pressure spraying from vibrating nozzles.

    摘要翻译: 本发明提供了在低压下从振动喷嘴喷雾干燥药物粉末的方法。 该方法可以有效地喷洒干燥的稠粘或粘稠溶液或悬浮液以提供小的均匀颗粒。 本发明包括通过从振动喷嘴进行低压喷射的方法制备的干燥颗粒组合物。

    Method and apparatus for displaying an image
    15.
    发明授权
    Method and apparatus for displaying an image 失效
    用于显示图像的方法和装置

    公开(公告)号:US06633291B1

    公开(公告)日:2003-10-14

    申请号:US09516208

    申请日:2000-02-29

    IPC分类号: G06T1510

    CPC分类号: G06T15/10 G06T17/00

    摘要: A three-dimensional shape model indicating a first part is constructed and a three-dimensional shape that works as a transparent screen is disposed thereon continuously. A sight line direction is set and the three-dimensional shape model is displayed after rotated in accordance with the set sight line direction. A first two-dimensional image is constructed in accordance with the sight line direction, and a second two-dimensional image is constructed. The first two-dimensional image and the second two-dimensional image are combined with each other so as to construct a combined two-dimensional image. The combined two-dimensional image is assigned so that the part thereof corresponding to the first two-dimensional image agrees with the three-dimensional shape model, and the combined two-dimensional image is displayed visually.

    摘要翻译: 构成表示第一部分的三维形状模型,并且连续地设置作为透明屏幕的三维形状。 设置视线方向,并且根据设定的视线方向旋转后显示三维形状模型。 根据视线方向构造第一二维图像,构造第二二维图像。 将第一二维图像和第二二维图像相互组合,以构成组合的二维图像。 分配组合的二维图像,使得其对应于第一二维图像的部分与三维形状模型一致,并且组合的二维图像被目视显示。

    Testable integrated circuit, integrated circuit design-for-testability method, and computer-readable medium storing a program for implementing the design-for-testability method
    16.
    发明授权
    Testable integrated circuit, integrated circuit design-for-testability method, and computer-readable medium storing a program for implementing the design-for-testability method 失效
    可测试的集成电路,用于可测试性的集成电路设计方法和存储用于实现可设计性测试方法的程序的计算机可读介质

    公开(公告)号:US06334200B1

    公开(公告)日:2001-12-25

    申请号:US09203372

    申请日:1998-12-02

    IPC分类号: G01R3128

    摘要: Apparatus for testing integrated circuits containing a controller or other sequential circuit at actual operating speed while minimizing the length of the test sequence and achieving high fault coverage are provided. The states of a state register are assumed controllable and observable, and a set of test patterns is obtained for a combinational circuit not containing said state register. An invalid-state generation logic circuit is added for generating invalid states, which are states contained in the generated test patterns but cannot be set by a normal transition from the reset state. A multiplexer is added for selecting the output of a next-state generation logic circuit or the invalid-state generation logic circuit for input to the state register based on a state transition mode selection signal. Signals corresponding to pseudo-primary outputs during test generation are made observable, and the multiplexer output signal is externally detectable as a state output signal.

    摘要翻译: 提供了用于在实际操作速度下测试包含控制器或其他顺序电路的集成电路的装置,同时最小化测试序列的长度并实现高故障覆盖。 状态寄存器的状态是可控的和可观察的,并且对于不包含所述状态寄存器的组合电路获得一组测试图案。 添加无效状态生成逻辑电路,用于生成无效状态,这些状态是生成的测试模式中包含的状态,但不能通过从复位状态的正常转换来设置。 添加多路复用器,用于根据状态转换模式选择信号选择下一状态生成逻辑电路的输出或无效状态生成逻辑电路,以输入到状态寄存器。 在测试生成期间对应于伪初级输出的信号是可观察的,并且多路复用器输出信号作为状态输出信号在外部可检测。

    Integrated circuit with design for testability and method for designing the same
    17.
    发明授权
    Integrated circuit with design for testability and method for designing the same 失效
    具有可测试性设计的集成电路及其设计方法

    公开(公告)号:US06735730B1

    公开(公告)日:2004-05-11

    申请号:US09699478

    申请日:2000-10-31

    IPC分类号: G01R3128

    CPC分类号: G01R31/3183 G01R31/31724

    摘要: A test controller 4 has a test plan generating unit 11 for generating a test plan of a data path 2 which is formed to have a fixed control testability in which a test plan constituted by three phases, that is, the propagation of a test vector to a data input, the execution of a test and the propagation of an output response is present for each test object module. Thus, an integrated circuit is capable of supplying a test plan as a time series of a control signal to a control input of a data path, shortening a test execution time and generating the test plan at the normal operation speed of the circuit, thereby carrying out a test at an actual operation speed and an integrated circuit designing method.

    摘要翻译: 测试控制器4具有测试计划生成单元11,用于生成数据路径2的测试计划,数据路径2形成为具有固定控制可测试性,其中由三个阶段构成的测试计划,即测试向量的传播到 对于每个测试对象模块,存在数据输入,测试的执行和输出响应的传播。 因此,集成电路能够将作为控制信号的时间序列的测试计划提供给数据路径的控制输入,缩短测试执行时间,并以电路的正常操作速度生成测试计划,从而携带 以实际运行速度进行测试和集成电路设计方法。