-
公开(公告)号：US12177670B2
公开(公告)日：2024-12-24
申请号：US17887847
申请日：2022-08-15
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan
IPC: H04W12/122 , H04B1/00 , H04W12/79
Abstract: A system that is capable of detecting a Man in the Middle attack is disclosed. The system includes a receive circuit for receiving incoming packets. The system also includes a digitized model of at least part of the receive circuit and optionally part of the transmit circuit. The system compares the output from the digitized model with the output from the read circuit to determine the likelihood of a Man in the Middle Attack. In certain embodiments, the digitized model is a finite impulse response filter with multiple taps. The system correctly identifies Man in the Middle attacks more than 90% of the time when the signal to noise ratio is greater than 20 dB.
-
12.发明公开公开(公告)号：US20240155530A1
公开(公告)日：2024-05-09
申请号：US17980704
申请日：2022-11-04
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan
IPC: H04W56/00
CPC classification number: H04W56/0075 , H04W56/0035
Abstract: A system and method to improve the accuracy of the measurement of round trip delay in a high accuracy distance measurement (HADM) is disclosed. In one embodiment, the traditional parabolic estimation is used. However, an estimation error is used to compensate for the inaccuracy of the parabolic estimation. This correction may reduce the standard deviation of a measurement by 50% or more. In another embodiment, the parabolic estimation is not used; rather, a different estimation is used, such as an absolute value estimation. In some tests, the absolute value estimation improved the mean measurement value and reduced the standard deviation by 50%.
-
公开(公告)号：US11736322B1
公开(公告)日：2023-08-22
申请号：US17872325
申请日：2022-07-25
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan
CPC classification number: H04L25/03878 , H04L25/03019 , H04L25/45
Abstract: A system that includes a Viterbi Equalizer having adaptive signal levels is disclosed. Each branch metric of the Viterbi Equalizer compares the value of the incoming bit to one of a plurality of different expected signal levels. A set of default signal values may be used by the Viterbi Equalizer. The system is also configured to determine whether these default expected signal levels are acceptable by monitoring the incoming data bits. If it is determined that the actual signal levels of the incoming data bits differ from the default expected signal levels by more than a predetermined amount, the signal levels used by the Viterbi Equalizer may be changed from default signal levels to the adaptive signal levels. The adaptive signal levels may be determined using the synchronization pattern.
-
公开(公告)号：US11363529B2
公开(公告)日：2022-06-14
申请号：US16520924
申请日：2019-07-24
Applicant: Silicon Laboratories Inc.
Inventor： Jake G. Wood , Bryan K. Murawski , Guner Arslan , Logan A. Lucas , Charles A. Weinberger
IPC: H04W52/02 , H04B17/318
Abstract: A system and method for detecting and receiving packets that are transmitted over a network that utilizes a plurality of channels is disclosed. The system includes a radio circuit, which can be configured to receive packets over a plurality of channels, a processing unit, and a memory in communication with the processing unit. The processing unit loads a set of operating parameters in the radio circuit, which enables the radio circuit to detect and receive packets on a particular channel. If a preamble is not detected within a predetermined time period, the system hops to a different channel by loading a second set of operating parameters in the radio circuit. This process can be repeated for an arbitrary number of channels.
-
公开(公告)号：US11147018B2
公开(公告)日：2021-10-12
申请号：US16654342
申请日：2019-10-16
Applicant: Silicon Laboratories Inc.
Inventor： Casey Ryan Weltzin , Charles Anthony Weinberger , Jake Gordon Wood , Guner Arslan
Abstract: A system and method for detecting and receiving Z-Wave Beams that are transmitted over a plurality of channels is disclosed. The system includes a radio circuit, which includes a Digital Signal Arrival (DSA) circuit and a read channel. The DSA circuit is able to detect the presence of a valid signal on a particular channel, based on received signal power, detected frequency deviation, the magnitude of phase spikes and/or other characteristics. The read channel is able to decode incoming packets. Software is used to control the DSA circuit and the read channel so that, during each wake up period, the FLiRS device monitors all available channels to determine if a Z-Wave Beam is present. If a Z-Wave Beam is detected, the read channel receives the Z-Wave Beam. Otherwise, the FLiRS device returns to sleep mode.
-
Patent Agency Ranking
公开(公告)号：US10992452B2
公开(公告)日：2021-04-27
申请号：US16367962
申请日：2019-03-28
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan , Amey Naik , Yan Zhou
Abstract: A wireless receiver including a front end circuit, an adaptive threshold circuit, and a correlator. The front end circuit converts a wireless signal into a series of digital symbols. The adaptive threshold circuit provides an adaptive correlation threshold that is adapted based on a sync word. The correlator correlates the digital symbols with the sync word using the adaptive correlation threshold. The adaptive correlation threshold may be based on amplitude attenuation of the digital symbols that correspond to transitions of the sync word. The adaptive threshold circuit may be a lookup table that stores different threshold values each corresponding to one of multiple different sync words. Alternatively, the adaptive threshold circuit may be implemented as an evaluation circuit that determines the adaptive correlation threshold based on expected amplitude attenuation of the digital symbols that correspond to transitions of the sync word.
-
公开(公告)号：US10230345B1
公开(公告)日：2019-03-12
申请号：US15692321
申请日：2017-08-31
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan , Wentao Li
Abstract: In one example, a receiver includes: a low noise amplifier (LNA) to receive and amplify a radio frequency (RF) signal, the LNA having a first controllable gain; a mixer to downconvert the RF signal to an intermediate frequency (IF) signal; a programmable gain amplifier (PGA) coupled to the mixer to amplify the IF signal, the PGA having a second controllable gain; a digitizer to digitize the IF signal to a digitized signal; a digital signal processor (DSP) to process the digitized signal; a first detector to output a first detection signal having a first value in response to the IF signal exceeding a first threshold during a first detection period; and a controller to dynamically update a gain setting of one or more of the LNA and the PGA in response to the first detection signal.
-
公开(公告)号：US09160465B2
公开(公告)日：2015-10-13
申请号：US14074355
申请日：2013-11-07
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan
Abstract: Spur cancellation systems and related methods are disclosed for radio frequency (RF) receivers and other implementations. Disclosed embodiments effectively remove spurs caused by digital clock signals or other spur sources by determining which spurs will fall within a channel selected to be tuned, utilizing a spur cancellation module to generate a cancellation signal, and subtracting this cancellation signal from the digital information. The cancellation signal can be initially generated with a known frequency and estimated values for unknown spur parameters, such as amplitude and phase. Digital feedback signals are then used to adjust the spur parameters. If the spur frequency is not known precisely, digital feedback signals can also be used to adjust the frequency of the cancellation signal. Where multiple receive paths are provided within a multi-receiver system, multiple spur cancellation modules can be used to remove spurs generated by digital clocks within each of the receive paths.
Abstract translation: 针对射频（RF）接收机和其他实施方式公开了支线消除系统和相关方法。 公开的实施例通过使用支线消除模块来产生消除信号，并且从数字信息中减去该消除信号，有效地消除了由数字时钟信号或其他辅助信号源引起的杂波，通过确定哪些杂散落入被选择调谐的信道内。 最初可以用已知频率和未知支线参数的估计值（例如振幅和相位）来生成抵消信号。 然后使用数字反馈信号来调整支线参数。 如果杂散频率不准确，数字反馈信号也可用于调整消除信号的频率。 在多接收机系统内提供多个接收路径的情况下，可以使用多个分支消除模块来去除每个接收路径内的数字时钟产生的杂散。
-
公开(公告)号：US20250106795A1
公开(公告)日：2025-03-27
申请号：US18383704
申请日：2023-10-25
Applicant: Silicon Laboratories Inc.
Inventor： Guner Arslan
IPC: H04W56/00
Abstract: A synchronization pattern detector is disclosed. The synchronization pattern detector includes a plurality of pattern detectors, which may be correlators or cost function engines which each calculate a partial metric, which may be a correlation score or cost value of a subset of the incoming data bits, respectively. The pattern detectors are arranged in a two dimensional array where each row processes data samples associated with a particular phase of the incoming data bits. These partial metrics are summed together to calculate a total metric for a particular symbol stream. Summing circuits are configured to calculate metrics for various scenarios, such as transmit baudrate equal to, slower than, or faster than the receiver baudrate. In addition to detecting the synchronization pattern, the detector may also provide information that is used to adjust parameters of the read circuit to better align the receiver baudrate to the transmit baudrate.
-
20.发明申请公开(公告)号：US20250088901A1
公开(公告)日：2025-03-13
申请号：US18243222
申请日：2023-09-07
Applicant: Silicon Laboratories Inc.
Inventor： Xushuai Qu , Guner Arslan , Robert Gorday , Yan Zhou , Yi Shen Yeh
Abstract: A technique for reducing or eliminating effects of frequency and phase offset in a communications system includes implementing a demodulator having a Kalman filter based phase-locked loop for phase-shift keying or quadrature amplitude modulated signals. In an acquisition mode of operation, the Kalman filter based phase-locked loop continuously updates an error correction signal until an error between a received version of a predetermined signal transmitted using phase-shift keying or quadrature amplitude modulation and the predetermined signal is at or near zero. In a tracking mode of operation, the Kalman filter based phase-locked loop adjusts the error correction signal to maintain the error between the received signal and a predicted signal at or near zero.
-
-
-
-
-
-
-
-
-
Search Results
33
records
(took 0.06 seconds)
